


# HD74LS290

•Decade Counters


This counter contains four master-slave flip-flops and additional gating to provide a divide-by-two counter and divide-by-five counter.

The HD74LS290 also has gated set-to-nine inputs for use in BCD nine's complement applications. To use the maximum count length of this counter, the B input is connected to the Q<sub>A</sub> output. The input count pulses are applied to input A and the outputs are as described in the appropriate function table. A symmetrical divide-by-ten count can be obtained from the HD74LS290 counter by connecting the Q<sub>D</sub> output to the A input and applying the input count to the B input which gives a divide-by-ten square wave at output Q<sub>A</sub>.

## ■BLOCK DIAGRAM



## ■PIN ARRANGEMENT



## ■FUNCTION TABLE

### • Reset/Count

Reset Inputs				Outputs			
R <sub>AA</sub>	R <sub>AB</sub>	R <sub>BB</sub>	R <sub>BD</sub>	Q <sub>d</sub>	Q <sub>c</sub>	Q <sub>b</sub>	Q <sub>a</sub>
H	H	L	X	L	L	L	L
H	H	X	L	L	L	L	L
X	X	H	H	H	L	L	H
X	L	X	L	Count			
L	X	L	X	Count			
L	X	X	L	Count			
X	L	L	X	Count			

### • BCD Count Sequence (Notes 1)

Count	Outputs			
	Q <sub>d</sub>	Q <sub>c</sub>	Q <sub>b</sub>	Q <sub>a</sub>
0	L	L	L	L
1	L	L	L	H
2	L	L	H	L
3	L	L	H	H
4	L	H	L	L
5	L	H	L	H
6	L	H	H	L
7	L	H	H	H
8	H	L	L	L
9	H	L	L	H

### • Bi-Quinary Count Sequence (Notes 2)


Count	Outputs			
	Q <sub>A</sub>	Q <sub>D</sub>	Q <sub>C</sub>	Q <sub>B</sub>
0	L	L	L	L
1	L	L	L	H
2	L	L	H	L
3	L	L	H	H
4	L	H	L	L
5	H	L	L	L
6	H	L	L	H
7	H	L	H	L
8	H	L	H	H
9	H	H	L	L

Notes) 1. Output Q<sub>A</sub> is connected to input B for BCD count.  
2. Output Q<sub>D</sub> is connected to input A for bi-quinary count.  
3. H; high level, L; low level, X; irrelevant

## RECOMMENDED OPERATING CONDITIONS

Item	Symbol	min	typ	max	Unit
Count frequency	A input	$f_{count}$	0	—	32
	B input		0	—	16
Pulse width	A input	$t_w$	15	—	—
	B input		30	—	—
	Reset inputs		15	—	—
Setup time	$t_{su}$	25	—	—	ns

## TIMING DEFINITION



## ELECTRICAL CHARACTERISTICS ( $T_a = -20 \sim +75^\circ C$ )

Item	Symbol	Test Conditions		min	typ*	max	Unit
Input voltage	$V_{IH}$	$V_{CC} = 4.75V, V_{IL} = 2V, V_{IL} = 0.8V, I_{OH} = -400\mu A$	$I_{OL} = 4mA^{**}$	2.0	—	—	V
	$V_{IL}$			—	—	0.8	V
Output voltage	$V_{OH}$	$V_{CC} = 4.75V, V_{IH} = 2V, V_{IL} = 0.8V, I_{OH} = -400\mu A$	$I_{OL} = 4mA^{**}$	2.7	—	—	V
	$V_{OL}$			—	—	0.4	V
Input current	Any Reset	$I_{IH}$	$V_{CC} = 5.25V, V_i = 0.4V$	—	—	-0.4	
	A input			—	—	-2.4	mA
	B input			—	—	-3.2	
	Any Reset	$I_{IR}$	$V_{CC} = 5.25V, V_i = 2.7V$	—	—	20	
	A input			—	—	40	μA
	B input			—	—	80	
	Any Reset	$I_I$	$V_{CC} = 5.25V$	—	—	0.1	
	A input			—	—	0.2	mA
	B input			—	—	0.4	
Short-circuit output current	$I_{OS}$	$V_{CC} = 5.25V$		-20	—	-100	mA
Supply current ***	$I_{CC}$	$V_{CC} = 5.25V$		—	9	15	mA
Input clamp voltage	$V_{IX}$	$V_{CC} = 4.75V, I_{IN} = -18mA$		—	—	-1.5	V

\*  $V_{CC}=5V, T_a=25^\circ C$

\*\*  $Q_A$  output is tested at specified  $I_{OL}$  plus the limit value of  $I_{IL}$  for the B input. This permits driving the B input while maintaining full fan-out capability.

\*\*\*  $I_{CC}$  is measured with all outputs open, both  $R_s$  inputs grounded following momentary connection to 4.5V, and all other inputs grounded.


## SWITCHING CHARACTERISTICS ( $V_{CC}=5V, T_a=25^\circ C$ )

Item	Symbol	Inputs	Outputs	Test Conditions	min	typ	max	Unit
Maximum count frequency	$f_{max}$	A	$Q_A$	$C_L = 15pF, R_L = 2k\Omega$	32	42	—	
		B	$Q_B$		16	—	—	MHz
Propagation delay time	$t_{PLH}$	A	$Q_A$		—	10	16	
	$t_{PLH}$	A	$Q_B$		—	12	18	ns
	$t_{PLH}$	B	$Q_B$		—	32	48	
	$t_{PLH}$	B	$Q_A$		—	34	50	ns
	$t_{PHL}$	B	$Q_C$		—	10	16	
	$t_{PHL}$	B	$Q_B$		—	14	21	ns
	$t_{PLH}$	Set-to-0	$Q_A = Q_B$		—	21	32	
	$t_{PLH}$	Set-to-0	$Q_A, Q_B$		—	23	35	ns
	$t_{PLH}$	Set-to-0	$Q_B, Q_C$		—	21	32	
	$t_{PLH}$	Set-to-0	$Q_A, Q_C$		—	23	35	ns

# HD74LS290


## ■ TESTING METHOD

### 1) Test Circuit



- Notes) 1.  $C_L$  includes probe and jig capacitance.  
2. All diodes are 1S2074.

### Waveform 1. $t_{max}$ , $t_{PLH}$ , $t_{PHL}$ (Clock → Q)



- Notes) 1. Input pulse:  $t_{TLH} \leq 15\text{ns}$ ,  $t_{THL} \leq 5\text{ns}$ ,  $PRR = 1\text{MHz}$ , duty cycle=50% and: for  $f_{max}$ ,  $t_{TLH} = t_{THL} \leq 2.5\text{ns}$ .  
2.  $t_R$  is reference bit time when all outputs are low.


### 2) Testing Table

Item	From input to output	Inputs				Outputs			
		A	B	R0	R1	Q0	Q1	Q2	Q3
$f_{max}$	A → Q	IN	to Q0	GND	GND	OUT	OUT	OUT	OUT
	B → Q	4.5V	IN	GND	GND	—	OUT	OUT	OUT
$t_{PLH}$	A → Q0	IN	to Q0	GND	GND	OUT	—	—	—
	A → Qb	IN	to Q0	GND	GND	—	—	—	OUT
$t_{PHL}$	B → Q0	4.5V	IN	GND	GND	—	OUT	—	—
	B → Qc	4.5V	IN	GND	GND	—	—	OUT	—
	B → Qd	4.5V	IN	GND	GND	—	—	—	OUT
	R0 → Q0**	IN*	to Q0	IN	GND	OUT	OUT	OUT	OUT
	R0 → Qd**	IN*	to Q0	IN	OUT	OUT	OUT	OUT	OUT

\* For initialized

\*\* Measured with each input and unused inputs at 4.5V.

### Waveform 2. $t_{PHL}$ ( $R_0 \rightarrow Q$ )



### Waveform 3. $t_{PLH}$ , $t_{PHL}$ ( $R_0 \rightarrow Q$ )

