# SN54176, SN54177, SN74176, SN74177 35-MHz PRESETTABLE DECADE AND BINARY COUNTERS/LATCHES

MAY 1971-REVISED MARCH 1988

- Reduced-Power Versions of SN54196, SN54197, SN74196, and SN74197 50-MHz Counters
- D-C Coupled Counters Designed to Replace Signetics 8280, 8281, 8290, and 8291 Counters in Most Applications
- Performs BCD, Bi-Quinary, or Binary Counting
- Fully Programmable
- Fully Independent Clear Input
- Counts at Input Frequencies from 0 to 35 MHz
- Input Clamping Diodes Simplify System Design


#### description

These high-speed monolithic counters consist of four d-c coupled master-slave flip-flops which are internally interconnected to provide either a divide-by-two and a divide-by-five counter (SN54176, SN74176) or a divide-by-two and a divide-by-eight counter (SN54177, SN74177). These counters are fully programmable; that is, the outputs may be preset to any state by placing a low on the count/load input and entering the desired data at the data inputs. The outputs will change to agree with the data inputs independent of the state of the clocks.


These counters may also be used as 4-bit latches by using the count/load input as the strobe and entering data at the data inputs. The outputs will directly follow the data inputs when the count/load is low, but will remain unchanged when the count/load is high and the clock inputs are inactive.

These high-speed counters will accept count frequencies of 0 to 35 megahertz at the clock-1 input and 0 to 17.5 megahertz at the clock-2 input. During the count operation, transfer of information to the outputs occurs on the negative-going edge of the clock pulse. The counters feature a direct clear which when taken low sets all outputs low regardless of the states of the clocks.

All inputs are diode-clamped to minimize transmission-line effects and simplify system design. The circuits are compatible with most TTL logic families. Typical power dissipation is



### logic symbols†



<sup>†</sup> These symbols are in accordance with ANSI/IEEE Std. 91-1984 and IEC Publication 617-12.

DIVS

(9)

(2)

(12)

QR

QС

 $Q_D$ 

0

(6)

(10)

(3)

(11)

CLK2

В٠

C

D

150 milliwatts. The SN54176 and SN54177 circuits are characterized for operation over the full military temperature range of  $-55\,^{\circ}\text{C}$  to 125  $^{\circ}\text{C}$ ; the SN74176 and SN74177 circuits are characterized for operation from 0  $^{\circ}\text{C}$  to 70  $^{\circ}\text{C}$ .

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



# SN54176, SN54177, SN74176, SN74177 35-MHz PRESETTABLE DECADE AND **BINARY COUNTERS/LATCHES**

#### typical count configurations

#### SN54176 and SN74176

The output of flip-flop A is not internally connected to the succeeding flip-flops; therefore, the count may be operated in three independent modes:

- 1. When used as a binary-coded-decimal decade counter, the clock-2 input must be externally connected to the QA output. The clock-1 input receives the incoming count, and a count sequence is obtained in accordance with the BCD count sequence function table shown at right.
- 2. If a symmetrical divide-by-ten count is desired for frequency synthesizers (or other applications requiring division of a binary count by a power of ten), the QD output must be externally connected to the clock-1 input. The input count is then applied at the clock-2 input and a divide-by-ten square wave is obtained at output QA in accordance with the bi-quinary function table.

#### **FUNCTION TABLES** SN54176, SN74176

DECADE (BCD) (See Note A)

BI-QUINARY (5-2) (See Note B)

COUNT		OUT	PUT	
COON	αD	ОC	QB	QΔ
0	L	L	L	٦
1	L.	L	L	н
2	L	L	н	L
3	L	L	Н	н
4	L	Н	L	ᆫ
5	L	Н	L	н
6	L	Н	Н	L
7	L	н	Н	н (
8	н	L	L	L
9	н	L	L	н

COUNT		OUTPUT						
COON	Qд	α <sub>D</sub>	Qς	Qg				
0	L	L	L	L				
1 1	L	L	L	н				
2	L	Ļ	H	L				
3	L	L	н	н				
4	L	Н	Ĺ	니				
5	Н	L	Ļ	L]				
6	н	L	L	н				
7	H	L	н	L				
8	н	L	н	н				
9	H	Н	L	L				

H = high level, L = low level

NOTES: A. Output QA connected to clock-2 input.

B. Output QD connected to clock-1 input.

3. For operation as a divide-by-two counter and a divide-by-five counter, no external interconnections are required. Flip-flop A is used as a binary element for the divide-by-two function. The clock-2 input is used to obtain binary divide-by-five operation at the QB, QC, and QD outputs. In this mode, the two counters operate independently; however, all four flip-flops are loaded and cleared simultaneously.

#### SN54177 and SN74177

The output of flip-flop A is not internally connected to the succeeding flip-flops, therefore the counter may be operated in two independent modes:

- 1. When used as a high-speed 4-bit ripple-through counter, output QA must be externally connected to the clock-2 input. The input count pulses are applied to the clock-1 input. Simultaneous divisions by 2, 4, 8, and 16 are performed at the QA, QB, QC, and QD outputs as shown in the function table at right.
- 2. When used as a 3-bit ripple-through counter, the input count pulses are applied to the clock-2 input. Simultaneous frequency divisions by 2, 4, and 8 are available at the QB, QC, and QD outputs. Independent use of flip-flop A is available if the load and clear functions coincide with those of the 3-bit ripple-through counter.

**FUNCTION TABLE** SN54177, SN74177

(See Note A)

COUNT		OUT	PUT	
COONT	αD	аc	$\mathbf{q}_{B}$	QA
0	٦	L	L	L
1	L	L	L	H
2	L	L	н	L
3	L	L	Н	Н
4	L	H	L	L
5	L	Н	L	н
6	L	н	Н	L
7	L	Н	Н	Н
8	Н	L	L	L,
9	н	L	L	н
10	Н	Ļ	Н	L
11	Н	L	Н	н
12	Н	Н	L	L
13	Н	Н	L	н
14	Н	H	н	L
15	Н	Н	H	н

H = high level, L = low level


NOTE A: Output QA connected to clock-2 input.





# logic diagrams (positive logic) (5) QA 80 (6) (<u>2</u>) SN54177, SN74177 DATA D (11) DATA B (10) CLOCK 2 (6) DATA C (3) CLEAR (13) 륀 CLOCK 1 (B) DATA A COUNT/ LDAD (<u>12)</u> (5) QA (a) OB SN54176, SN74176 COUNT/ (1) CLEAR (13) DATA B (10) DATA D (11) CLOCK 2 (6)

# SN54176, SN54177, SN74176, SN74177 35-MHz PRESETTABLE DECADE AND BINARY COUNTERS/LATCHES

#### schematics of inputs and outputs







## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1)			<i></i> .	 	 7 V
Input voltage				 	 5.5 V
Interemitter voltage (see Note 2)					
Operating free-air temperature range:					
	SN74176	5, SN7417	7 Circuits	 	 . 0°C to 70°C
Storage temperature range				 	 -65°C to 150°C

NOTES: 1. Voltage values are with respect to network ground terminal.

2. This is the voltage between two emitters of a multiple-emitter transistor. For this circuit, this rating applies between the clear and count/load inputs.

#### recommended operating conditions

		_   MIN	NOM	MAX	UNIT			
Promise voltage V	SN54'	4.5	5	5.5	V			
Supply voltage, VCC	SN74'	4.75	5	5.25	, v			
High-level output current, IOH				-800	μА			
Low-level output current, IOL				16	mA			
Count frequency (see Figure 1)	Clock-1 input	0		35				
Count nequency (see Figure 1)	Clock-2 input	0		17,5	MHz			
	Clock-1 input	14			1			
Butter widels at Jana Sieura 11	Clock-2 input	28	28					
Pulse width, t <sub>w</sub> (see Figure 1)	Clear	20			ns			
	Load	25	25					
Input hold time, th (see Figure 1)	High-level data	twiload	}					
input nota time, th (see Figure 1)	Low-level data	tw(load	)		ns			
Input setup time, tett (see Figure 1)	High-level data	15						
Imput setup time, tsu tode rigore it	Low-level data	20			ns			
Count enable time, t <sub>enable</sub> (see Note 3 and Figure 1)		25			ns			
5	SN54'	-55		125	°c			
Operating free-air temperature, TA	SN74'	0 70			C			

NOTE 3: Minimum count enable time is the interval immediately preceding the negative-going edge of the clock pulse during which interval the count/load and clear inputs must both be high to ensure counting.



### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TECT	TEST CONDITIONS†		SN54	176, SN	74176	SN54177, SN74177				
		TEST CONDITIONS.		MIN	TYP‡	MAX	MIN	TYP‡	MAX	UNIT		
VIH	High-level input voltage		l			2	_		2			V
VIL	Low-level input voltage			·- ·- ·- ·- ·- ·- ·- ·- ·- ·- ·- ·- ·- ·			-	0,8			0.8	V
VIK	Input clamp voltage		V <sub>CC</sub> = MIN,	tj = -12 mA	<del> </del>			-1.5			-1.5	V
V <sub>OH</sub>	High-level output voltag	9	V <sub>CC</sub> = MIN, V <sub>IL</sub> = 0.8 V,	V <sub>1H</sub> = 2 V, I <sub>OH</sub> = -800	μΑ	2.4	3.4		2.4	3.4		V
VOL	Low-level output voltage	)	V <sub>CC</sub> = MIN, V <sub>IL</sub> = 0.8 V,	V <sub>IH</sub> = 2 V, I <sub>OL</sub> = 16 mA	9		0.2	0.4		0.2	0.4	v
l)	Input current at maximu	ım input voltage	V <sub>CC</sub> = MAX,	V <sub>1</sub> = 5.5 V				1			1	mΑ
		Data, count/load						40			40	
Ин	High-level input current	Clear, clock 1	V <sub>CC</sub> = MAX,	$V_{CC} = MAX$ , $V_1 = 2.4 V$				80			80	μA
		Clock 2					_	120			80	
	•	Data, count/load	· <u> </u>			1		-1.6			-1.6	
1	A man loved impose accumons	Clear	MAY	16 - 0.416				-3.2	-		-3.2	
'11	IL Low-level input current	Clock 1	V <sub>CC</sub> = MAX,	v i = 0.4 v				-4.8			-4.8	mA
	Clock 2						-4.8			-3.2	·	
loe.	to Charles in the control of		SNS		SN541	-20		-57	-20		-57	
108	Short-circuit output curr	ent 8	VCC = MAX		SN74'	-18		-57	-18		-57	mA
ICC	Supply current		VCC = MAX,	See Note 4			30	48		30	48	mΑ

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

NOTE 4:  $I_{\mbox{\footnotesize{CC}}}$  is measured with all inputs grounded and all outputs open.

## switching characteristics, $V_{CC}$ = 5 V, $R_L$ = 400 $\Omega$ , $C_L$ = 15 pF, $T_A$ = 25°C, see figure 1

PARAMETER#	FROM (INPUT)	TO (OUTPUT)	SN54	176, SN	174176	SN54177, SN54177			
	FROM (MAPO)	10 (001201)	MIN	TYP	MAX	WIN	TYP	MAX	רואט
f <sub>max</sub>	Clock 1	a <sub>A</sub>	35	50		35	50		MHz
<sup>t</sup> PLH	Clock 1	0.		8	13		8	13	ns
tPHL .	CIDER I	α <sub>A</sub>		11	17		11	17	ns.
<sup>t</sup> PLH	Clock 2	0-		11	17		11	17	
<sup>t</sup> PHL	GIOCK 2	QB		17	26		17	26	ns
<sup>t</sup> PLH	Clock 2	<u> </u>		27	41		27	41	ns
<sup>†</sup> PHL	CIOCK 2	σc		34	51		34	51	
<sup>t</sup> PLH	Clock 2	0-		13	20		44	66	
tPHL	Cidek 2	σD		17	26		50	75	ns
tPLH .	A, B, C, D	2 2 2 2		19	29		19	29	
tPHL	A, B, C, D	$Q_A, Q_B, Q_C, Q_D$		31	46		31	46	กร
<sup>†</sup> PLH	Load			29	43		29	43	
<sup>t</sup> PHL	Load	Αηγ		32	48		32	48	ns
tPHL	Clear	Any		32	48		32	48	ns

<sup>#</sup>fmax = maximum count frequency.

tpLH ≡ propagation delay time, low-to-high-level output.


tpHL = propagation delay time, high-to-low-level output.

 $<sup>^{\</sup>ddagger}$  All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25 °C.

<sup>§</sup> Not more than one output should be shorted at a time.

<sup>10</sup>A outputs are tested at IOL = 16 mA plus the limit value of I<sub>IL</sub> for the clock-2 input. This permits driving the clock-2 input while fanning out to 10 Series 54/74 loads.

# PARAMETER MEASUREMENT INFORMATION



#### IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated





i.com 23-Apr-2005

#### **PACKAGING INFORMATION**

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins Package Qty	Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
SN54176J	OBSOLETE	CDIP	J	14	TBD	Call TI	Call TI
SN74177N	OBSOLETE	PDIP	N	14	TBD	Call TI	Call TI
SN74177N	OBSOLETE	PDIP	N	14	TBD	Call TI	Call TI
SNJ54176J	OBSOLETE	CDIP	J	14	TBD	Call TI	Call TI
SNJ54176J	OBSOLETE	CDIP	J	14	TBD	Call TI	Call TI

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS) or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# 14 LEADS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

# N (R-PDIP-T\*\*)

# PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2005, Texas Instruments Incorporated