

**DESCRIPTION**

The M66212P/FP and M66213P/FP are semiconductor integrated circuits consisting of five 2-line to 1-line data selectors/multiplexers.

**FEATURES**

- TTL level input  $V_{IL}=0.8V$  max.,  $V_{IH}=2.0V$  min.
- High fan-out output ( $I_{OL}=24mA$ ,  $I_{OH}=-24mA$ )
- High-speed 9 ns typ. ( $C_L=50pF$ ,  $V_{CC}=5V$ )
- Low power dissipation 50 $\mu$ W/package maximum ( $V_{CC}=5V$ ,  $T_a=25^\circ C$ , quiescent state)
- Suitable for 256K-or 1M-bit DRAM address drivers

**APPLICATION**

Data selector for microcomputer systems

**FUNCTION**


Use of the silicon gate process allows for high speed processing while maintaining low power dissipation and a high noise margin on the M66212/M66213. The circuit configuration is designed to suppress the switching noise due to increases in output current.

The M66212 is a data selector for non-inverted output while the M66213 is for inverted output.

The M66212/M66213 has five built-in data selector circuits, making the device suitable for an address driver for 256K-or 1M-bit dynamic RAMs.

The 2-line signals are applied to data inputs A and B, and after one of the data inputs has been selected by select input S, it is output at pin Y.

By applying 2-bit parallel data to A and B, and connecting the output of a binary counter to S, A and B data will be output at Y synchronous with the clock pulse in the order A-

**PIN CONFIGURATION (TOP VIEW)**


B. Both S and output-enable input  $\overline{OE}$  are common to all five circuits. When  $\overline{OE}$  is high, all outputs of the M66212 become low and those of the M66213 become high, irrespective of the data on the inputs.

**FUNCTION TABLE**

Inputs				Output
$\overline{OE}$	S	A	B	$Y(\bar{Y})$
H	X	X	X	L(H)
L	L	L	X	L(H)
L	L	H	X	H(L)
L	H	X	L	L(H)
L	H	X	H	H(L)

Note 1 : X : Don't care.

( ) : M66213P/FP

**LOGIC DIAGRAM**

■ 6249826 0020449 T66 ■



**ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter	Conditions	Ratings	Unit
$V_{CC}$	Supply voltage		-0.5~+7.0	V
$V_I$	Input voltage		-0.5~ $V_{CC}$ +0.5	V
$V_O$	Output voltage		-0.5~ $V_{CC}$ +0.5	V
$I_{IK}$	Input protection diode current	$V_I < 0V$	-20	mA
		$V_I > V_{CC}$	+20	
$I_{OK}$	Output parasitic diode current	$V_O < 0V$	-20	mA
		$V_O > V_{CC}$	+20	
$I_O$	Output current		±50	mA
$I_{CC}$	Power supply/GND current	$V_{CC}, GND$	±200	mA
$P_d$	Power dissipation		500	mW
$T_{STG}$	Storage temperature		-65~+150	°C

**RECOMENDED OPERATING CONDITIONS**

Symbol	Parameter	Limits			Unit
		Min	Typ	Max	
$V_{CC}$	Supply voltage	4.5		5.5	V
$V_I$	Input voltage	0		$V_{CC}$	V
$V_O$	Output voltage	0		$V_{CC}$	V
$T_{OPR}$	Storage temperature	0		70	°C

**ELECTRICAL CHARACTERISTICS** ( $V_{CC}=5V \pm 10\%$ , unless otherwise noted)

Symbol	Parameter	Test conditions	Limits				Unit	
			25°C		0~70°C			
			Min	Typ	Max	Min		
$V_{IH}$	High-level input voltage	$V_O=0.1, V_{CC}=0.1V, I_O=20\mu A$	2.0			2.0		
$V_{IL}$	Low-level input voltage	$V_O=0.1, V_{CC}=0.1V, I_O=20\mu A$			0.8	0.8	V	
$V_{OH}$	High-level output voltage	$V_I = V_{IH}, V_{IL}$	$I_{OH} = -20\mu A$ $I_{OH} = -24mA, V_{CC}=4.5V$	$V_{CC}-0.1$ 3.83		$V_{CC}-0.1$ 3.70		
$V_{OL}$	Low-level output voltage	$V_I = V_{IH}, V_{IL}$	$I_{OL} = 20\mu A$		0.1	0.1	V	
			$I_{OL} = 24mA, V_{CC}=4.5V$		0.44	0.53		
$I_{IH}$	High-level input current	$V_I = V_{CC}$			0.1	1.0	$\mu A$	
$I_{IL}$	Low-level input current	$V_I = GND$			0.1	1.0	$\mu A$	
$I_{CC}$	Quiescent supply current	$V_I = V_{CC}, GND, I_O = 0\mu A$			10.0	100	$\mu A$	
$4I_{CC}$	Maximum quiescent supply current	$V_I = 2.4V, 0.4V$ (Note 2)			2.7	2.9	mA	

Note 2 : Only one input is set to this value and other inputs are tied to  $V_{CC}$  or GND.

6249826 0020450 788




## 2→1-LINE(×5)DATA SELECTOR

SWITCHING CHARACTERISTICS ( $V_{CC} = 5V \pm 10\%$ ,  $T_a = 0 \sim 70^\circ C$ )


Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
$t_{TLH}$ $t_{THL}$	Output transition time	$C_L=50pF$		5 3	10 10	ns
$t_{TLH}$ $t_{THL}$		$C_L=200pF$		11 8	20 20	ns
$t_{PLH}$ $t_{PHL}$	A, B-Y, $\bar{Y}$ propagation time	$C_L=50pF$		9 11	21 21	ns
$t_{PLH}$ $t_{PHL}$		$C_L=200pF$		11 15	27 27	ns
$t_{PLH}$ $t_{PHL}$	S-Y, $\bar{Y}$ propagation time	$C_L=50pF$		12 14	23 23	ns
$t_{PLH}$ $t_{PHL}$		$C_L=200pF$		7 7	13 17	ns
$t_{PLH}$ $t_{PHL}$	$\overline{OE}$ -Y, $\bar{Y}$ propagation time	$C_L=50pF$		12 12	21 21	ns
$t_{PLH}$ $t_{PHL}$		$C_L=200pF$		13 15	26 26	ns
$C_I$	Input capacitance					10 pF
$C_{PD}$	Power dissipation capacitance (Note 3)				40	pF

Note 3 :  $C_{PD}$  is an internal equivalent capacitance calculated according to the operating dissipation current with no load (per selector). The dynamic dissipation current can be calculated from the following equation under a no load condition.  
 $P_D = C_{PD} \cdot V_{CC}^2 \cdot I_t + I_{CC} \cdot V_{CC}$

## TIMING DIAGRAM




## TEST CIRCUIT




6249826 0020451 614

## TYPICAL CHARACTERISTICS


HIGH-LEVEL OUTPUT CURRENT VS HIGH-LEVEL OUTPUT VOLTAGE




LOW-LEVEL OUTPUT CURRENT VS LOW-LEVEL OUTPUT VOLTAGE



LOW-TO HIGH-LEVEL OUTPUT PROPAGATION TIME VS LOAD CAPACITANCE



HIGH-TO LOW-LEVEL OUTPUT PROPAGATION TIME VS LOAD CAPACITANCE



■ 6249826 0020452 550 ■