The μ A733M is obsolete and no longer supplied.


աA733C, աA733M DIFFERENTIAL VIDEO AMPLIFIERS

Selectable Nominal Amplification of 10,

No Frequency Compensation Required

SLFS027B - NOVEMBER 1970 - REVISED MAY 2004

- 200-MHz Bandwidth
- 250-kΩ Input Resistance



μΑ733Μ U PACKAGE (TOP VIEW)										
IN+[GAIN ADJ 2A] GAIN ADJ 1A[V _{CC} -[OUT+[] IN–] GAIN ADJ 2B] GAIN ADJ 1B] V _{CC+}] OUT–							

NC — No internal connection

description/ordering information

The μ A733 is a monolithic two-stage video amplifier with differential inputs and differential outputs. Internal series-shunt feedback provides wide bandwidth, low phase distortion, and excellent gain stability. Emitter-follower outputs enable the device to drive capacitive loads, and all stages are current-source biased to obtain high common-mode and supply-voltage rejection ratios.

100, or 400

Fixed differential amplification of 10 V/V, 100 V/V, or 400 V/V may be selected without external components, or amplification may be adjusted from 10 V/V to 400 V/V by the use of a single external resistor connected between 1A and 1B. No external frequency-compensating components are required for any gain option.

The device is particularly useful in magnetic-tape or disc-file systems using phase or NRZ encoding and in high-speed thin-film or plated-wire memories. Other applications include general-purpose video and pulse amplifiers where wide bandwidth, low phase shift, and excellent gain stability are required.

The μ A733C is characterized for operation from 0°C to 70°C; the μ A733M is characterized for operation over the full military temperature range of –55°C to 125°C.

TA	PACKAGE	<u>=</u> †	ORDERABLE PART NUMBER	TOP-SIDE MARKING								
	P-DIP (N)	Tube of 25	UA733CN	UA733CN								
0°C to 70°C		Tube of 50	UA733CD	1147000								
0°C to 70°C	SOIC (D)	Reel of 2500	UA733CDR	UA733C								
	SOP (NS)	Reel of 2000	UA733CNSR	UA733								

ORDERING INFORMATION

[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.


PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 2004, Texas Instruments Incorporated

SLFS027B - NOVEMBER 1970 - REVISED MAY 2004

symbol



GAIN ADJ 1A

Component values shown are nominal.



SLFS027B - NOVEMBER 1970 - REVISED MAY 2004

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

		μA733C	μ Α733 Μ	UNIT
Supply voltage V _{CC+} (see Note 1)		8	8	V
Supply voltage V _{CC} (see Note 1)		- 8	- 8	V
Differential input voltage		± 5	± 5	V
Common-mode input voltage		± 6	± 6	V
Output current		10	10	mA
Continuous total power dissipation		See Diss	ipation Rating T	able
	D package	86		
Package thermal impedance, θ_{JA} (see Notes 2 and 3)	N package	80		°C/W
	NS package	76		
Maximum junction temperature, TJ		150		°C
Lead temperature 1,6 mm (1/16 inch) from case for 60 seconds	J or U package		300	°C
Storage temperature range, T _{Stg}		- 65 to 150	- 65 to 150	°C

[†] Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions beyond those indicated in the recommended operating conditions section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. All voltage values, except differential input voltages, are with respect to the midpoint between V_{CC+} and V_{CC-}

Maximum power dissipation is a function of T_J(max), θ_{JA}, and T_A. The maximum allowable power dissipation at any allowable ambient temperature is PD = (T_J(max) - T_A)/θ_{JA}. Operating at the absolute maximum T_J of 150°C can affect reliability.
 The package thermal impedance is calculated in accordance with JESD 51-7.

DISSIPATION RATING TABLE

PACKAGE	T _A ≤ 25°C	DERATING	DERATE	T _A = 70°C	T _A = 125°C
	POWER RATING	FACTOR	ABOVE T _A	POWER RATING	POWER RATING
J (μΑ733Μ)	500 mW	11.0 mW/°C	104°C	500 mW	269 mW



SLFS027B - NOVEMBER 1970 - REVISED MAY 2004

The μA733M is obsolete and no longer supplied.

electrical characteristics, $V_{CC\pm} = \pm 6 V$, $T_A = 25^{\circ}C$

DA		FIGURE	TEST CONDITIONS	GAIN	Ļ	ι Α733C		μ	A733M		
PA	RAMETER	FIGURE	TEST CONDITIONS	OPTION [†]	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
	Large-signal			1	250	400	600	300	400	500	
AVD	differential	1	V _{OD} = 1 V	2	80	100	120	90	100	110	V/V
VD	voltage amplification		00	3	8	10	12	9	10	11	1
	ampinioation			1		50			50		
BW	Bandwidth	2	R _S = 50 Ω	2		90			90		MH:
		_		3		200			200		
IIO	Input offset current			Any		0.4	5		0.4	3	μA
IIB	Input bias current			Any		9	30		9	20	μA
VICR	Common-mode input voltage range	1		Any	±1			±1		-	V
VOC	Common-mode output voltage	1		Any	2.4	2.9	3.4	2.4	2.9	3.4	V
	Output offset			1		0.6	1.5		0.6	1.5	
VOO	voltage	1		2&3		0.35	1.5		0.35	1	V
VOPP	Maximum peak- to-peak output voltage swing	1		Any	3	4.7		3	4.7		V
				1		4			4		
ri	Input resistance	3	V _{OD} ≤ 1 V	2	10	24		20	24		kΩ
			-	3		250			250		1
r _o	Output resistance					20			20		Ω
Ci	Input capacitance	3	V _{OD} ≤1V	2		2			2		pF
01455	Common-mode		$V_{IC} = \pm 1 V$, f $\leq 100 \text{ kHz}$	2	60	86		60	86		
CMRR	rejection ration	4	V _{IC} = ±1 V, f = 5 MHz	2		70			70		dB
k SVR	Supply voltage rejection ratio (ΔV _{CC} /(ΔV _{IO})	1	$\Delta V_{CC\pm} = \pm 0.5 V$	2	50	70		50	70		dB
V _n	Broadband equivalent input noise voltage	5	BW = 1 kHz to 10 MHz	Any		12			12		μV
			R _S = 50 Ω,	1		7.5			7.5		
^t pd	Propagation delay time	2	Output voltage	2		6.0	10		6.0	10	ns
·			step = 1 V	3		3.6			3.6		
			R _S = 50 Ω,	1		10.5			10.5		
t _r	Rise time	2	Output voltage	2		4.5	12		4.5	10	ns
			step = 1 V	3		2.5			2.5		
I _{sink(max)}	Maximum output sink current			Any	2.5	3.6		2.5	3.6		mA
ICC	Supply current		No load, No signal	Any		16	24		16	24	mA

[†] The gain option is selected as follows:

Gain Option 1: Gain-adjust pin 1A is connected to pin 1B, and pins 2A and 2B are open.

Gain Option 2: Gain-adjust pin 1A and pin 1B are open, pin 2A is connected to pin 2B.

Gain Option 3: All four gain-adjust pins are open.



SLFS027B - NOVEMBER 1970 - REVISED MAY 2004

electrical characteristics, V_{CC±} = ±6 V, T_A = 0°C to 70°C for μ A733C, – 55°C to 125°C for μ A733M

				GAIN	μ Α7	33C	μ Α7 3	83M	
PARAMETER		FIGURE TEST CONDITIONS		OPTION [†]	MIN	MAX	MIN	MAX	UNIT
				1	250	600	200	600	
AVD	Large-signal differential voltage amplification	1	$V_{OD} = 1 V$	2	80	120	80	120	V/V
	voltage amplification			3	8	12	8	12	
IIO	Input offset current			Any		6		5	μA
I _{IB}	Input bias current			Any		40		40	μA
VICR	Common-mode input voltage range	1		Any	±1		±1		V
	0 <i>"</i>			1		1.5		1.5	
VOO	Output offset voltage	1		2&3		1.5		1.2	V
V _{OPP}	Maximum peak-to-peak output voltage swing	1		Any	2.8		2.5		V
r _i	Input resistance	3	$V_{OD} \le 1 V$	2	8		8		kΩ
CMRR	Common-mode rejection ratio	4	$V_{IC} = +1 V,$ f $\leq 100 \text{ kHz}$	2	50		50		dB
k SVR	Supply voltage rejection ratio ($\Delta V_{CC}/(\Delta V_{IO})$	1	$\Delta V_{CC\pm} = \pm 0.5 V$	2	50		50		dB
I _{sink(max)}	Maximum output sink current			Any	2.5		2.2		mA
ICC	Supply current		No load, No signal	Any		27		27	mA

[†] The gain option is selected as follows:

Gain Option 1: Gain-adjust pin 1A is connected to pin 1B, and pins 2A and 2B are open.

Gain Option 2: Gain-adjust pin 1A and pin 1B are open, pin 2A is connected to pin 2B.

Gain Option 3: All four gain-adjust pins are open.




The μA733M is obsolete and no longer supplied.


SLFS027B - NOVEMBER 1970 - REVISED MAY 2004

PARAMETER MEASUREMENT INFORMATION

test circuits












Figure 3





Figure 4









Figure 6

VOLTAGE AMPLIFICATION ADJUSTMENT



SLFS027B - NOVEMBER 1970 - REVISED MAY 2004

TYPICAL CHARACTERISTICS







Figure 7



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

The μA733M is obsolete and no longer supplied.

SLFS027B - NOVEMBER 1970 - REVISED MAY 2004

TYPICAL CHARACTERISTICS




Figure 11






Figure 13












ICC - Supply Current - mA

SLFS027B - NOVEMBER 1970 - REVISED MAY 2004

TYPICAL CHARACTERISTICS







PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
UA733CD	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	UA733C	Samples
UA733CDR	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	UA733C	Samples
UA733CN	ACTIVE	PDIP	Ν	14	25	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type	0 to 70	UA733CN	Samples
UA733CNSR	ACTIVE	SO	NS	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	UA733	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



www.ti.com

24-Aug-2018

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com

TAPE AND REEL INFORMATION

REEL DIMENSIONS

Texas Instruments





TAPE AND REEL INFORMATION

TAPE DIMENSIONS



A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

*All dim	ensions are nominal												
	Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
	UA733CDR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
1	JA733CNSR	SO	NS	14	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION

14-Jul-2012



*All dimensions are nominal

Device	Package Type Package Drawing		Device Package Type Package Drawing		Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
UA733CDR	SOIC	D	14	2500	367.0	367.0	38.0		
UA733CNSR	SO	NS	14	2000	367.0	367.0	38.0		

MECHANICAL DATA

PLASTIC SMALL-OUTLINE PACKAGE

0,51 0,35 ⊕0,25⊛ 1,27 8 14 0,15 NOM 5,60 8,20 5,00 7,40 \bigcirc Gage Plane ₽ 0,25 7 1 1,05 0,55 0°-10° Δ 0,15 0,05 Seating Plane — 2,00 MAX 0,10PINS ** 14 16 20 24 DIM 10,50 10,50 12,90 15,30 A MAX A MIN 9,90 9,90 12,30 14,70 4040062/C 03/03

NOTES: A. All linear dimensions are in millimeters.

NS (R-PDSO-G**)

14-PINS SHOWN

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



D (R-PDSO-G14)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AB.





NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
 E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- \triangle The 20 pin end lead shoulder width is a vendor option, either half or full width.



IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's noncompliance with the terms and provisions of this Notice.

> Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2018, Texas Instruments Incorporated