HIGH-SPEED 4K x 16 DUAL-PORT STATIC RAM

7024S/L

Features

- True Dual-Ported memory cells which allow simultaneous reads of the same memory location
- High-speed access
 - Commercial: 15/17/20/25/35/55ns (max.)
 - Industrial: 20ns (max.)
 - Military: 20/25/35/55/70ns (max.)
- Low-power operation
 - IDT7024S

Active: 750mW (typ.) Standby: 5mW (typ.)


- IDT7024L

Active: 750mW (typ.) Standby: 1mW (typ.)

 Separate upper-byte and lower-byte control for multiplexed bus compatibility

- IDT7024 easily expands data bus width to 32 bits or more using the Master/Slave select when cascading more than one device
- M/S = H for BUSY output flag on Master
 M/S = L for BUSY input on Slave
- Interrupt Flag
- On-chip port arbitration logic
- Full on-chip hardware support of semaphore signaling between ports
- Fully asynchronous operation from either port
- Battery backup operation—2V data retention
- ◆ TTL-compatible, single 5V (±10%) power supply
- Available in 84-pin PGA, Flatpack, PLCC, and 100-pin Thin Quad Flatpack
- Industrial temperature range (-40°C to +85°C) is available for selected speeds
- Green parts available, see ordering information

Functional Block Diagram



- 1. (MASTER): $\overline{\text{BUSY}}$ is output; (SLAVE): $\overline{\text{BUSY}}$ is input.
- 2. BUSY outputs and INT outputs are non-tri-stated push-pull.

Description

The IDT7024 is a high-speed 4Kx 16 Dual-Port Static RAM. The IDT7024 is designed to be used as a stand-alone 64K-bit Dual-Port RAM or as a combination MASTER/SLAVE Dual-Port RAM for 32-bit or more word systems. Using the IDT MASTER/SLAVE Dual-Port RAM approach in 32-bit or wider memory system applications results in full-speed, error-free operation without the need for additional discrete logic.


This device provides two independent ports with separate control, address, and I/O pins that permit independent, asynchronous access for reads or writes to any location in memory. An automatic power down feature controlled by chip enable (\overline{CE}) permits the on-chip circuitry of each

port to enter a very low standby power mode.


Fabricated using CMOS high-performance technology, these devices typically operate on only 750mW of power. Low-power (L) versions offer battery backup data retention capability with typical power consumption of 500µW from a 2V battery.

The IDT7024 is packaged in a ceramic 84-pin PGA, an 84-pin Flatpack and PLCC, and a 100-pin TQFP. Military grade product is manufactured in compliance with the latest revision of MIL-PRF-38535 QML, making it ideally suited to military temperature applications demanding the highest level of performance and reliability.


Pin Configurations (1,2,3)



- 1. All Vcc pins must be connected to the power supply.
- 2. All GND pins must be connected to the ground supply.
- 3. PLG84 package body is approximately 1.15 in x 1.15 in x .17 in. FP84 package body is approximately 1.17 in x 1.17 in x .11 in.
- 4. This package code is used to reference the package diagram.



Pin Configurations (1,2,3) (con't.)



NOTES:

- 1. All Vcc pins must be connected to the power supply.
- 2. All GND pins must be connected to the ground supply.
- 3. PNG100 package body is approximately 14mm x 14mm x 1.4mm.
- 4. This package code is used to reference the package diagram.

Pin Names

Left Port	Right Port	Names
CEL	<u>C</u> ER	Chip Enable
R/WL	R/W̄R	Read/Write Enable
ŌĒL	OE R	Output Enable
A0L - A11L	A0R - A11R	Address
1/O0L - 1/O15L	1/Oor - 1/O15R	Data Input/Output
SEML	SEM R	Semaphore Enable
ŪB∟	UB R	Upper Byte Select
ĪΒι	LB R	Lower Byte Select
ĪNTL	ĪNT _R	Interrupt Flag
BUSYL	BUS Y _R	Busy Flag
M	/ S	Master or Slave Select
V	CC	Power
G	ND	Ground

11	63	61	60	58	55	54	51	48	46	45	42
- ' '	I/O7L	I/O ₅ L	I/O4L	I/O2L	I/OoL	ŌĒL	SEML	LBL	A11L	A10L	A7L
	66	64	62	59	56	49	50	47	44	43	40
10	I/O10L	I/OsL	I/O6L	I/O3L	I/O1L	ŪBL	CEL	N/C	A9L	AsL	A5L
	67	65			57	53	52			41	39
09	I/O11L	I/O9L			GND	Vcc	R/WL			A6L	A4L
	69	68								38	37
08	I/O13L	I/O12L								A3L	A2L
	72	71	73						33	35	34
07	I/O15L	I/O14L	Vcc			7024	BUSYL	AoL	ĪNTL		
	75	70	74			GU84	32	31	36		
06	I/Oor	GND	GND		84.	-Pin P	GΑ		GND	M/S	A1L
	76	77	78			op Vie			28	29	30
05	I/O1R	I/O2R	Vcc			op vic			Aor	ĪNT⊓	BUSYR
	79	80								26	27
04	I/O3R	I/O4R								A2R	A1R
	81	83			7	11	12			23	25
03	I/O5R	I/O7R			GND	GND	SEMR			A ₅ R	АзR
	82	1	2	5	8	10	14	17	20	22	24
02	I/O6R	I/O9R	I/O10R	I/O13R	I/O15R	R/WR	ŪB _R	A11R	Asr	A6R	A4R
	84	3	4	6	9	15	13	16	18	19	21
01	I/Osr	I/O11R	I/O12R	I/O14R	ŌĒR	LBR	CER	N/C	A10R	A9R	A7R
	А	В	С	D	E	F	G	Н	J	К	L
											2740 drw 04

NOTES:

- 1. All Vcc pins must be connected to the power supply.
- 2. All GND pins must be connected to the ground supply.
- 3. GU84 package body is approximately 1.12 in x 1.12 in x .16 in.
- 4. This package code is used to reference the package diagram.
- 5. This text does not indicate orientation of the actual part-marking.

Maximum Operating Temperature and Supply Voltage⁽¹⁾

Grade	Ambient Temperature	GND	Vcc
Military	-55°C to +125°C	0V	5.0V <u>+</u> 10%
Commercial	0°C to +70°C	0V	5.0V <u>+</u> 10%
Industrial	-40°C to +85°C	0V	5.0V <u>+</u> 10%

2740 tbl 02

NOTE:

1. This is the parameter Ta. This is the "instant on" case temperature.

2740 tbl 01

Truth Table I: Non-Contention Read/Write Control

		Inpu	uts ⁽¹⁾			Out	puts	
CE	R/W	ŌĒ	ŪB	ĪВ	SEM	I/O8-15	I/O ₀₋₇	Mode
Н	Х	Х	Χ	Χ	Н	High-Z	High-Z	Deselcted: Power-Down
Х	Х	Х	Н	Н	Н	High-Z	High-Z	Both Bytes Deselected
L	L	Х	L	Н	Н	DATAIN	High-Z	Write to Upper Byte Only
L	L	Х	Н	L	Н	High-Z	DATAIN	Write to Lower Byte Only
L	L	Х	L	L	Н	DATAIN	DATAIN	Write to Both Bytes
L	Н	L	L	Н	Н	DATAout	High-Z	Read Upper Byte Only
L	Н	L	Н	L	Н	High-Z	DATAоит	Read Lower Byte Only
L	Н	L	L	L	Н	DATAout	DATAout	Read Both Bytes
Х	Х	Н	Х	Х	Х	High-Z	High-Z	Outputs Disabled

NOTE:

1. A0L — A11L \neq A0R — A11R

2740 tbl 03

Truth Table II: Semaphore Read/Write Control⁽¹⁾

		Inpu	ıts ⁽¹⁾			Out	puts	
CE(2)	R/W	ŌĒ	ŪB	ĪΒ	SEM	I/O8-15 I/O0-7		Mode
Н	Н	L	Χ	Х	L	DATAout	DATAоит	Read Semaphore Flag Data Out
Х	Н	L	Н	Н	L	DATAout	DATAоит	Read Semaphore Flag Data Out
Н	1	Х	Χ	Х	L	DATAIN	DATAIN	Write I/Oo into Semaphore Flag
Х	1	Х	Н	Н	L	DATAIN	DATAIN	Write I/Oo into Semaphore Flag
L	Х	Х	L	Х	L	_	_	Not Allowed
L	Х	Х	Х	L	L	_	_	Not Allowed

NOTE:

2740 tbl 04

Absolute Maximum Ratings⁽¹⁾

Symbol	Rating	Commercial & Industrial	Military	Unit
VTERM ⁽²⁾	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	٧
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	°C
Tstg	Storage Temperature	-65 to +150	-65 to +150	°C
Іоит	DC Output Current	50	50	mA

NOTES

2740 tbl 05

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS
 may cause permanent damage to the device. This is a stress rating only
 and functional operation of the device at these or any other conditions above
 those indicated in the operational sections of this specification is not implied.
 Exposure to absolute maximum rating conditions for extended periods may
 affect reliability.
- 2. VTERM must not exceed Vcc +10% for more than 25% of the cycle time or 10ns maximum, and is limited to \leq 20mA for the period over VTERM \geq Vcc + 10%.

Recommended DC Operating Conditions

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	4.5	5.0	5.5	٧
GND	Ground	0	0	0	٧
VIH	Input High Voltage	2.2		6.0(2)	٧
VIL	Input Low Voltage	-0.5 ⁽¹⁾	_	0.8	V

2740 tbl 06

- 1. $VIL \ge -1.5V$ for pulse width less than 10ns.
- 2. VTERM must not exceed Vcc + 10%.

^{1.} There are eight semaphore flags written to via I/O_0 and read from all of the I/O's (I/O_0 - I/O_{15}). These eight semaphores are addressed by A_0 - A_2 .

Capacitance $(TA = +25^{\circ}C, f = 1.0MHz)^{(1)}$

Symbol	Parameter	Conditions ⁽²⁾	Max.	Unit
CIN	Input Capacitance	VIN = 3dV	9	pF
Соит	Output Capacitance	Vout = 3dV	10	pF

NOTES:

2740 tbl 07

- 1. This parameter are determined by device characterization, but is not production tested.
- 2. 3dV references the interpolated capacitance when the input and output signals switch from OV to 3V or from 3V to OV.

DC Electrical Characteristics Over the Operating

Temperature and Supply Voltage Range (Vcc = 5.0V ± 10%)

			702	24S	702	24L	
Symbol	Parameter	Test Conditions	Min.	Max.	Min.	Max.	Unit
Iu	Input Leakage Current ⁽¹⁾	Vcc = 5.5V, $Vin = 0V$ to Vcc	_	10	_	5	μΑ
ILO	Output Leakage Current	$\overline{CE} = VIH$, $VOUT = 0V$ to VCC	-	10		5	μΑ
Vol	Output Low Voltage	IoL = +4mA	_	0.4	-	0.4	V
Voh	Output High Voltage	IOH = -4mA	2.4	_	2.4	_	V

NOTE:

2740 tbl 08

DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range⁽¹⁾ ($Vcc = 5.0V \pm 10\%$)

					7024 Com'l		7024 Com'l		Com'	X20 I, Ind litary	7024 Com Mili	ı'l &	
Symbol	Parameter	Test Condition	Version		Typ. ⁽²⁾	Max.	Typ. ⁽²⁾	Max.	Typ. ⁽²⁾	Max.	Typ. ⁽²⁾	Max.	Unit
Icc	Dynamic Operating Current (Roth Ports Active)	CE = VIL, Outputs Disabled SFM = VIH		S L	170 170	310 260	170 170	310 260	160 160	290 240	155 155	265 220	mA
	(Both Ports Active)	$f = f_{MAX}^{(3)}$		S L	_				160 160	370 320	155 155	340 280	
ISB1	Standby Current (Both Ports - TTL	CER = CEL = VIH SEMR = SEML = VIH		S L	20 20	60 50	20 20	60 50	20 20	60 50	16 16	60 50	mA
Level Inputs)	$f = fimax^{(3)}$		S L	_		_		20 20	90 70	16 16	80 65		
ISB2	Standby Current (One Port - TTL Level Inputs)	\overline{CE} 'A" = VIL and \overline{CE} 'B" = VIH ⁽⁵⁾ Active Port Outputs Disabled, $f=f_{MAX}$ (S)		S L	105 105	190 160	105 105	190 160	95 95	180 150	90 90	170 140	mA
	Level inpuis)	SEMR = SEML = VIH		S L	_	11			95 95	240 210	90 90	215 180	
ISB3	Full Standby Current (Both Ports -	Both Ports CE⊥ and CER ≥ Vcc - 0.2V,		S L	1.0 0.2	15 5	1.0 0.2	15 5	1.0 0.2	15 5	1.0 0.2	15 5	mA
	CMOS Level Inputs) $ \begin{array}{c} \text{VN} \geq \text{Vcc} \cdot 0.2 \text{V or} \\ \text{V}_{\text{N}} \leq 0.2 \text{V, f} = 0^{(4)} \\ \text{SEMR} = \text{SEML} \geq \text{Vcc} \cdot 0.2 \text{V} \\ \end{array} $	$V_{IN} < 0.2V, f = 0^{(4)}$		S L	_	11			1.0 0.2	30 10	1.0 0.2	30 10	
ISB4	Full Standby Current (One Port - CMOS Level Inputs)	$\begin{array}{c} \overline{CE}\text{-A*} \leq 0.2\text{V and} \\ \overline{CE}\text{-B*} \geq \text{VCC} - 0.2\text{V}^{(5)} \\ \overline{SEMR} = \overline{SEML} \geq \text{Vcc} - 0.2\text{V} \end{array}$		S L	100 100	170 140	100 100	170 140	90 90	155 130	85 85	145 120	mA
	GWOS Level IIIpuis)	SEMIR = SEMIL \geq VCC - 0.2V VIN \geq VCC - 0.2V or VIN \leq 0.2V Active Port Outputs Disabled, $f = f_M a \chi^{(2)}$		S L		_	_	_	90 90	225 200	85 85	200 170	

2740 tbl 09a

- 1. 'X' in part number indicates power rating (S or L)
- 2. Vcc = 5V, TA = +25°C, and are not production tested. Icc pc = 120mA (TYP.)
- 3. At f = fmax, address and I/O's are cycling at the maximum frequency read cycle of 1/trc, and using "AC Test Conditions" of input levels of GND to 3V.
- 4. f = 0 means no address or control lines change.
- 5. Port "A" may be either left or right port. Port "B" is the opposite from port "A".

^{1.} At Vcc ≤ 2.0V input leakages are undefined.

DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range⁽¹⁾ (con't.) (Vcc = 5.0V ± 10%)

					7024 Com Mili	n'l &	7024 Com'l & Mil	l, Ind	7024 Military		
Symbol	Parameter	Test Condition	Versio	n	Typ. ⁽²⁾	Max.	Typ. ⁽²⁾	Max.	Typ. ⁽²⁾	Max.	Unit
lcc	Dynamic Operating Current (Both Ports Active)	CE = VIL, Outputs Disabled SEM = VIH	COM'L	S L	150 150	250 210	150 150	250 210		_	mA
	(Dour Forts Active)	$f = f_{MAX}^{(3)}$	MIL & IND	S L	150 150	300 250	150 150	300 250	140 140	300 250	
ISB1	Standby Current (Both Ports - TTL Level Inputs)	CER = CEL = VIH SEMR = SEML = VIH	COM'L	S L	13 13	60 50	13 13	60 50			mA
	Level inpuis)	$f = f_{MAX}^{(S)}$	MIL & IND	S L	13 13	80 65	13 13	80 65	10 10	80 65	
ISB2	Standby Current (One Port - TTL Level Inputs)	CE'a" = VIL and CE'B" = VIH ⁽⁵⁾ Active Port Outputs Disabled, f=fMax ⁽³⁾	COM'L	S L	85 85	155 130	95 95	155 130			mA
	Level inputs)	SEMR = SEML = VIH	MIL & IND	S L	85 85	190 160	95 95	190 160	80 80	190 160	
ISB3	Full Standby Current (Both Ports - CMOS Level Inputs)	Both Ports CE⊥ and CE _R ≥ Vcc - 0.2V, V _N ≥ Vcc - 0.2V or	COM'L	S L	1.0 0.2	15 5	1.0 0.2	15 5			mA
	Civios Level Ilipuis)	$\frac{V_{IN} \ge V_{CC} - 0.2V}{SEM_R} = \frac{0.2V}{SEM_L} \ge V_{CC} - 0.2V$	MIL & IND	S L	1.0 0.2	30 10	1.0 0.2	30 10	1.0 0.2	30 10	
ISB4	Full Standby Current (One Port - CMOS Level Inputs)	CE'a" < 0.2V and CE'B" > Vcc - 0.2V ⁽⁵⁾	COM'L	S L	80 80	135 110	80 80	135 110	_		mA
	Civios Level Ilipuis)		MIL & IND	S L	80 80	175 150	80 80	175 150	75 75	175 150	

- 'X' in part number indicates power rating (S or L)
 Vcc = 5V, TA = +25°C, and are not production tested.
- 3. At f = fmax, address and I/O's are cycling at the maximum frequency read cycle of 1/trc, and using "AC Test Conditions" of input levels of GND to 3V.
- 4. f = 0 means no address or control lines change.
- 5. Port "A" may be either left or right port. Port "B" is the opposite from port "A".

Data Retention Characteristics Over All Temperature Ranges (L Version Only) (VLC = 0.2V, VHC = VCC - 0.2V)⁽⁴⁾


Symbol	Parameter	Test Condit	ion	Min.	Typ. ⁽¹⁾	Max.	Unit
VDR	Vcc for Data Retention	Vcc = 2V	2.0	_	_	V	
ICCDR	Data Retention Current	CE ≥ VHC	MIL. & IND.	-	100	4000	μA
		VIN > VHC or < VLC	COM'L.	_	100	1500	
tcdr ⁽³⁾	Chip Deselect to Data Retention Time	SEM ≥ VHC		0	_	-	ns
tR ⁽³⁾	Operation Recovery Time			trc ⁽²⁾	_		ns

2740 tbl 10

2740 tbl 09b

- 1. TA = +25°C, Vcc = 2V, and are by device characterization but are not production tested.
- 2. trc = Read Cycle Time
- 3. This parameter is guaranteed but not tested.
- 4. At Vcc ≤ 2.0V, input leakages are not defined.

Data Retention Waveform



AC Test Conditions

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	Figures 1 and 2

2740 tbl 11




Figure 1. AC Output Test Load




Figure 2. Output Test Load (for tLz, tHz, twz, tow) *Including scope and Jig

AC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range⁽⁴⁾

			7024X15 Com'l Only		7024X17 Com'l Only		4X20 I, Ind ilitary	7024X25 Com'l & Military		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
READ CYCLE										
trc	Read Cycle Time	15	_	17	_	20	_	25	_	ns
taa	Address Access Time	_	15	_	17	_	20	_	25	ns
tace	Chip Enable Access Time ⁽³⁾	_	15	_	17	_	20	_	25	ns
tabe	Byte Enable Access Time ⁽³⁾	_	15	_	17	_	20	_	25	ns
taoe	Output Enable Access Time	_	10	_	10	_	12	_	13	ns
toн	Output Hold from Address Change	3	_	3	_	3	_	3	_	ns
tLZ	Output Low-Z Time ^(1,2)	3	_	3	_	3	_	3	_	ns
tHZ	Output High-Z Time ^(1,2)	_	10	_	10	_	12	_	15	ns
tru	Chip Enable to Power Up Time (1,2)	0	_	0	_	0	_	0	_	ns
tPD	Chip Disable to Power Down Time ^(1,2)	_	15	_	17	_	20	_	25	ns
tsop	Semaphore Flag Update Pulse (OE or SEM)	10	_	10	_	10	_	10	_	ns
tsaa	Semaphore Address Access ⁽³⁾	_	15	_	17		20		25	ns

2740 tbl 12a


		Con	4X35 n'I & itary	7024X55 Com'l, Ind & Military		7024X70 Military Only		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
READ CYCLE								
trc	Read Cycle Time	35	1	55		70		ns
taa	Address Access Time	Ī	35		55	Ī	70	ns
tace	Chip Enable Access Time ⁽³⁾	Ī	35		55	Ī	70	ns
tabe	Byte Enable Access Time ⁽³⁾	Ī	35		55	I	70	ns
taoe	Output Enable Access Time	Ī	20		30	I	35	ns
tон	Output Hold from Address Change	3		3		3		ns
t Lz	Output Low-Z Time ^(1,2)	3		3		3	-	ns
thz	Output High-Z Time ^(1,2)	Ī	15		25	I	30	ns
tPU	Chip Enable to Power Up Time (1.2)	0	ı	0		0	-	ns
tPD	Chip Disable to Power Down Time (1.2)	Ī	35	ı	50	I	50	ns
tsop	Semaphore Flag Update Pulse (OE or SEM)	15	_	15	_	15	_	ns
tsaa	Semaphore Address Access ⁽⁸⁾	_	35	_	55	_	70	ns

NOTES

2740 tbl 12b

- 1. Transition is measured 0mV from Low or High-impedance voltage with the Output Test Load (Figure 2).
- 2. This parameter is guaranteed by device characterization, but is not production tested.
- 3. To access RAM, $\overrightarrow{CE} = VIL$, \overrightarrow{UB} or $\overrightarrow{LB} = VIL$, and $\overrightarrow{SEM} = VIH$. To access semaphore, $\overrightarrow{CE} = VIH$ or $\overrightarrow{UB} \& \overrightarrow{LB} = VIH$, and $\overrightarrow{SEM} = VIL$.
- 4. 'X' in part number indicates power rating (S or L).


Waveform of Read Cycles⁽⁵⁾



NOTES:

- 1. Timing depends on which signal is asserted last, $\overline{\text{CE}}$, $\overline{\text{OE}}$, $\overline{\text{LB}}$, or $\overline{\text{UB}}$.
- 2. Timing depends on which signal is de-asserted first, $\overline{\text{CE}}$, $\overline{\text{OE}}$, $\overline{\text{LB}}$, or $\overline{\text{UB}}$.
- 3. tepp delay is required only in cases where opposite port is completing a write operation to the same address location. For simultaneous read operations BUSY has no relation to valid output data.
- 4. Start of valid data depends on which timing becomes effective last tabe, tace, tace, tac or tbdd.
- 5. $\overline{SEM} = VIH.$

Timing of Power-Up Power-Down



AC Electrical Characteristics Over the Operating Temperature and Supply Voltage⁽⁵⁾

			4X15 I Only		4X17 I Only	Com	4X20 II, Ind ilitary	7024X25 Com'l & Military		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Мах.	Unit
WRITE CYCLI	E									
twc	Write Cycle Time	15	_	17	_	20	_	25	_	ns
tew	Chip Enable to End-of-Write ⁽³⁾	12	_	12	_	15	-	20	_	ns
taw	Address Valid to End-of-Write	12	_	12	_	15	_	20	_	ns
tas	Address Set-up Time ⁽³⁾	0	_	0	_	0	_	0	_	ns
twp	Write Pulse Width	12	_	12	_	15	_	20	_	ns
twr	Write Recovery Time	0	_	0	_	0	_	0	_	ns
tow	Data Valid to End-of-Write	10	_	10	_	15	_	15	_	ns
tHZ	Output High-Z Time ^(1,2)		10	_	10	_	12	_	15	ns
tон	Data Hold Time ⁽⁴⁾	0	_	0	_	0	_	0	_	ns
twz	Write Enable to Output in High-Z ^(1,2)	_	10	_	10	_	12	_	15	ns
tow	Output Active from End-of-Write (1.2.4)	0	_	0	_	0	_	0	_	ns
tswrd	SEM Flag Write to Read Time	5	_	5	_	5	_	5	_	ns
tsps	SEM Flag Contention Window	5	_	5		5	_	5		ns


2740 tbl 13a

2740 tbl 13b


		Con	4X35 n'I & itary	Com	4X55 'I, Ind litary		4X70 y Only	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
WRITE CYCLE								
twc	Write Cycle Time	35	_	55	_	70	_	ns
tew	Chip Enable to End-of-Write ⁽³⁾	30	_	45	_	50	_	ns
taw	Address Valid to End-of-Write	30	_	45	_	50	_	ns
tas	Address Set-up Time ⁽³⁾	0	_	0	_	0	_	ns
twp	Write Pulse Width	25	_	40	_	50	_	ns
twr	Write Recovery Time	0	_	0	_	0	_	ns
tow	Data Valid to End-of-Write	15	_	30	_	40	_	ns
tHZ	Output High-Z Time ^(1,2)	_	15	_	25	_	30	ns
toн	Data Hold Time ⁽⁴⁾	0	_	0	_	0	_	ns
twz	Write Enable to Output in High-Z ^(1,2)	_	15	_	25	_	30	ns
tow	Output Active from End-of-Write ^(1,2,4)	0	_	0	_	0	_	ns
tswrd	SEM Flag Write to Read Time	5	_	5	_	5	_	ns
tsps	SEM Flag Contention Window	5	_	5		5	_	ns

- 1. Transition is measured 0mV from Low or High-impedance voltage with the Output Test Load (Figure 2).
- 2. This parameter is guaranteed by device characterization, but is not production tested.
- 3. To access RAM, $\overrightarrow{CE} = VIL$, \overrightarrow{UB} or $\overrightarrow{LB} = VIL$, $\overrightarrow{SEM} = VIH$. To access semaphore, $\overrightarrow{CE} = VIH$ or \overrightarrow{UB} & $\overrightarrow{LB} = VIH$, and $\overrightarrow{SEM} = VIL$. Either condition must be valid for the entire tew time.
- 4. The specification for tDH must be met by the device supplying write data to the RAM under all operating conditions. Although tDH and tow values will vary over voltage and temperature, the actual tDH will always be smaller than the actual tow.
- 5. 'X' in part number indicates power rating (S or L).

Timing Waveform of Write Cycle No. 1, R/W Controlled Timing (1,5,8)




Timing Waveform of Write Cycle No. 2, CE, UB, LB Controlled Timing (1,5)



- 1. R/\overline{W} or \overline{CE} or \overline{UB} & \overline{LB} = ViH during all address transitions.
- 2. A write occurs during the overlap (tew or twp) of a \overline{UB} or $\overline{LB} = V_{IL}$ and a $\overline{CE} = V_{IL}$ and a $R\overline{W} = V_{IL}$ for memory array writing cycle.
- 3. twr is measured from the earlier of \overline{CE} or R/\overline{W} (or \overline{SEM} or R/\overline{W}) going HIGH = V_{IL} to the end-of-write cycle.
- 4. During this period, the I/O pins are in the output state and input signals must not be applied.
- 5. If the $\overline{\text{CE}}$ or $\overline{\text{SEM}}$ LOW = V_IL transition occurs simultaneously with or after the R/W = V_IL transition, the outputs remain in the High-impedance state.
- 6. Timing depends on which enable signal is asserted last, \overline{CE} , R/\overline{W} , \overline{UB} , or \overline{LB} .
- 7. This parameter is guaranteed by device characterization, but is not production tested. Transition is measured 0mV steady state with the Output Test Load (Figure 2).
- 8. If $\overline{OE} = V_{IL}$ during $R\overline{W}$ controlled write cycle, the write pulse width must be the larger of twp for (twz + tow) to allow the I/O drivers to turn off and data to be placed on the bus for the required tow. If $\overline{OE} = V_{IH}$ during an R/\overline{W} controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twp.
- 9. To access RAM, $\overline{CE} = V_{IL}$, \overline{UB} or $\overline{LB} = V_{IL}$, and $\overline{SEM} = V_{IH}$. To access Semaphore, $\overline{CE} = V_{IH}$ or \overline{UB} & $\overline{LB} = V_{IH}$, and $\overline{SEM} = V_{IL}$. tew must be met for either condition.


Timing Waveform of Semaphore Read after Write Timing, Either Side(1)



NOTES

- 1. $\overline{CE} = VIH \text{ or } \overline{UB} \& \overline{LB} = VIH \text{ for the duration of the above timing (both write and read cycle).}$
- 2. "DATAOUT VALID" represents all I/O's (I/Oo-I/O15) equal to the semaphore value.

Timing Waveform of Semaphore Write Contention (1,3,4)



- 1. Dor = Dol = Vil, $\overline{\text{CE}}_{\text{R}} = \overline{\text{CE}}_{\text{L}} = \text{ViH}$, or both $\overline{\text{UB}}$ & $\overline{\text{LB}}$ = ViH, semaphore flag is released from both sides (reads as ones from both sides) at cycle start.
- 2. All timing is the same for left and right ports. Port "A" may be either left or right port. Port "B" is the opposite from port "A".
- 3. This parameter is measured from R/WA or SEMA going HIGH to R/WB or SEMB going HIGH.
- 4. If tsps is not satisfied, there is no guarantee which side will obtain the semaphore flag.

AC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range⁽⁶⁾

			IX15 Only		4X17 I Only	Com	4X20 II, Ind ilitary	Con	1X25 n'l & tary	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
BUSY TIMING	$(M/\overline{S} = VIH)$									
t BAA	BUSY Access Time from Address Match		15		17		20	-	20	ns
tbda	BUSY Disable Time from Address Not Match		15		17		20		20	ns
t BAC	BUSY Access Time from Chip Enable Low		15		17		20	Ī	20	ns
tBDC	BUSY Disable Time from Chip Enable High		15	_	17		17	_	17	ns
taps	Arbitration Priority Set-up Time ⁽²⁾	5	_	5	_	5	_	5	_	ns
tBDD	BUSY Disable to Valid Data ⁽³⁾		18	_	18		30	_	30	ns
twn	Write Hold After BUSY ⁽⁵⁾	12	-	13	_	15	_	17	_	ns
BUSY INPUT T	TIMING (M/S = VIH)									
twB	BUSY Input to Write ⁽⁴⁾	0		0	_	0		0	_	ns
twн	Write Hold After BUSY ⁽⁵⁾	12		13	_	15		17	_	ns
PORT-TO-POR	T DELAY TIMING									
twdd	Write Pulse to Data Delay ⁽¹⁾	_	30	_	30	_	45	_	50	ns
todd	Write Data Valid to Read Data Delay(1)	_	25		25	_	35	_	35	ns


2740 tbl 14a

2740 tbl 14b

		Con	4X35 n'I & itary	Com	7024X55 Com'l, Ind & Military		7024X70 Military Only	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
BUSY TIMING	$(M/\overline{S} = V_{IH})$							
tbaa	BUSY Access Time from Address Match	_	20		45	_	45	ns
tBDA	BUSY Disable Time from Address Not Match		20	_	40	_	40	ns
t BAC	BUSY Access Time from Chip Enable Low	_	20	_	40	_	40	ns
tBDC	BUSY Disable Time from Chip Enable High	_	20	_	35	_	35	ns
taps	Arbitration Priority Set-up Time ⁽²⁾	5	_	5	_	5	_	ns
tBDD	BUSY Disable to Valid Data ⁽³⁾	_	35	_	40	_	45	ns
twn	Write Hold After BUSY ⁽⁵⁾	25	_	25	_	25	_	ns
BUSY INPUT 1	TIMING (M/S = Vih)							
twB	BUSY Input to Write ⁽⁴⁾	0		0	_	0		ns
twn	Write Hold After BUSY ⁽⁵⁾	25		25		25	_	ns
PORT-TO-POR	T DELAY TIMING							
twdd	Write Pulse to Data Delay ⁽¹⁾	_	60	_	80	_	95	ns
todd	Write Data Valid to Read Data Delay(1)	_	45	_	65	_	80	ns

- 1. Port-to-port delay through RAM cells from writing port to reading port, refer to "Timing Waveform of Write Port-to-Port Read and BUSY (M/S = VIH)".
- 2. To ensure that the earlier of the two ports wins.
- 3. tbdd is a calculated parameter and is the greater of Ons, twdd twp (actual) or tddd tdw (actual).
- 4. To ensure that the write cycle is inhibited on port 'B' during contention with port 'A'.
- 5. To ensure that a write cycle is completed on port 'B' after contention with port 'A'.
- 6. 'X' in part number indicates power rating (S or L).

Timing Waveform of Write with Port-to-Port Read and $\overline{\textbf{BUSY}}^{(2,4,5)}$ (M/ $\overline{\textbf{S}}$ = VIH)




NOTES

2740 drw 13


- 1. To ensure that the earlier of the two ports wins. taps is ignored for $M/\overline{S} = V_{IL}$ (SLAVE).
- 2. $\overline{CE}L = \overline{CE}R = VIL$.
- 3. $\overline{OE} = V_{IL}$ for the reading port.
- 4. If $M/\overline{S} = V_{IL}$ (slave) then \overline{BUSY} is an input $\overline{BUSY}^*A^* = V_{IL}$ and $\overline{BUSY}^*B^* = don't$ care, for this example.
- 5. All timing is the same for both left and right ports. Port "A" may be either the left or right port. Port "B" is the port opposite from port "A".

Timing Waveform of Write with **BUSY**




- 1. twn must be met for both BUSY input (slave) and output (master).
- 2. $\overline{\text{BUSY}}$ is asserted on port "B" Blocking R/ $\overline{\text{W}}$ "B", until $\overline{\text{BUSY}}$ "B" goes HIGH.
- 3. two is only for the 'Slave' Version.

Waveform of **BUSY** Arbitration Controlled by **CE** Timing⁽¹⁾ (M/**S** = VIH)



Waveform of $\overline{\bf BUSY}$ Arbitration Cycle Controlled by Address Match Timing⁽¹⁾ (M/ $\overline{\bf S}$ = VIH)



NOTES

- 1. All timing is the same for left and right ports. Port "A" may be either the left or right port. Port "B" is the port opposite from "A".
- 2. If taps is not satisfied, the BUSY signal will be asserted on one side or another but there is no guarantee on which side BUSY will be asserted.

AC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range⁽¹⁾

			7024X15 Com'l Only		7024X17 Com'l Only		IX20 I , Ind litary	7024X25 Com'l & Military		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
INTERRUPT T	IMING									
tas	Address Set-up Time	0	_	0	_	0	_	0	_	ns
twr	Write Recovery Time	0	_	0	_	0	_	0	_	ns
tins	Interrupt Set Time	_	15	_	15	_	20	_	20	ns
tinr	Interrupt Reset Time	_	15	_	15	_	20	_	20	ns


2740 tbl 15a


		Cor	4X35 n'I & itary	Com'	1X55 I, Ind litary		4X70 y Only	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
INTERRUPT T	IMING							
tas	Address Set-up Time	0	_	0	_	0	_	ns
twr	Write Recovery Time	0	_	0	_	0	_	ns
tins	Interrupt Set Time	_	25	_	40	_	50	ns
tinr	Interrupt Reset Time	_	25	_	40	_	50	ns

NOTES:

1. $^{\prime}X^{\prime}$ in part number indicates power rating (S or L).

Waveform of Interrupt Timing(1)





2740 drw 18

NOTES:

- 1. All timing is the same for left and right ports. Port "A" may be either the left or right port. Port "B" is the port opposite from "A".
- 2. See Interrupt Truth Table III.
- 3. Timing depends on which enable signal $(\overline{CE} \text{ or } R/\overline{W})$ is asserted last. 4. Timing depends on which enable signal $(\overline{CE} \text{ or } R/\overline{W})$ is de-asserted first.

Truth Table III — Interrupt Flag^(1,4)

		Left Port					Right Por			
R/₩L	CEL	ŌĒL	A11L-A0L	ĪÑŤ∟	R/W̄R	CER	OE R	A11R-A0R	Ī NT R	Function
L	L	Х	FFF	Х	Х	Х	Х	Χ	L ⁽²⁾	Set Right INTR Flag
Х	Х	Х	Х	Х	Х	L	L	FFF	H ⁽³⁾	Reset Right INTR Flag
Х	Х	Х	Х	L ⁽³⁾	L	L	Х	FFE	Х	Set Left INTL Flag
Х	L	L	FFE	H ⁽²⁾	Х	Х	Х	Χ	Х	Reset Left INTL Flag

2740 tbl 16

- 1. Assumes $\overline{BUSY}_L = \overline{BUSY}_R = V_{IH}$.
- 2. If $\overline{BUSY}L = VIL$, then no change.
- 3. If $\overline{BUSY}R = VIL$, then no change.
- 4. INTR and INTL must be initialized at power-up.

Truth Table IV — Address **BUSY** Arbitration

	In	puts	Out	puts	
ŒL	CE _R	A0L-A11L A0R-A11R	BUSY _L (1)	BUSY _R (1)	Function
Х	Х	NO MATCH	Н	Н	Normal
Н	Х	MATCH	Н	Н	Normal
Х	Н	MATCH	Н	Н	Normal
L	L	MATCH	(2)	(2)	Write Inhibit ⁽³⁾

2740 tbl 17

NOTES:

- 1. Pins BUSYL and BUSYR are both outputs when the part is configured as a master. Both are inputs when configured as a slave. BUSYx outputs on the IDT7024 are push pull, not open drain outputs. On slaves, the BUSY asserted input internally inhibits write.
- 2. "L" if the inputs to the opposite port were stable prior to the address and enable inputs of this port. "H" if the inputs to the opposite port became stable after the address and enable inputs of this port. If taps is not met, either BUSYL or BUSYR = LOW will result. BUSYL and BUSYR outputs cannot be LOW simultaneously.
- 3. Writes to the left port are internally ignored when BUSYL outputs are driving LOW regardless of actual logic level on the pin. Writes to the right port are internally ignored when BUSYR outputs are driving LOW regardless of actual logic level on the pin.

Truth Table V — Example of Semaphore Procurement Sequence (1,2,3)

Functions	Do - D15 Left	Do - D15 Right	Status
No Action	1	1	Semaphore free
Left Port Writes "0" to Semaphore	0	1	Left port has semaphore token
Right Port Writes "0" to Semaphore	0	1	No change. Right side has no write access to semaphore
Left Port Writes "1" to Semaphore	1	0	Right port obtains semaphore token
Left Port Writes "0" to Semaphore	1	0	No change. Left port has no write access to semaphore
Right Port Writes "1" to Semaphore	0	1	Left port obtains semaphore token
Left Port Writes "1" to Semaphore	1	1	Semaphore free
Right Port Writes "0" to Semaphore	1	0	Right port has semaphore token
Right Port Writes "1" to Semaphore	1	1	Semaphore free
Left Port Writes "0" to Semaphore	0	1	Left port has semaphore token
Left Port Writes "1" to Semaphore	1	1	Semaphore free

2740 tbl 18

NOTES:

- 1. This table denotes a sequence of events for only one of the eight semaphores on the IDT7024.
- 2. There are eight semaphore flags written to via I/O0 and read from all the I/O's. These eight semaphores are addressed by A0-A2.
- 3. $\overline{\text{CE}} = \text{V}_{\text{IH}}, \overline{\text{SEM}} = \text{V}_{\text{IL}}, \text{ to access the Semaphores. Refer to the Semaphore Read/Write Control Truth Table.}$

Functional Description

The IDT7024 provides two ports with separate control, address and I/O pins that permit independent access for reads or writes to any location in memory. The IDT7024 has an automatic power down feature controlled by $\overline{\text{CE}}$. The $\overline{\text{CE}}$ controls on-chip power down circuitry that permits the respective port to go into a standby mode when not selected ($\overline{\text{CE}}$ = VIH). When a port is enabled, access to the entire memory array is permitted.

Interrupts

If the user chooses the interrupt function, a memory location (mail box

or message center) is assigned to each port. The left port interrupt flag ($\overline{\text{INTL}}$) is asserted when the right port writes to memory location FFE (HEX), where a write is defined as the $\overline{\text{CE}} = R/\overline{W} = V_{\text{IL}}$ per the Truth Table III. The left port clears the interrupt by access address location FFE access when $\overline{\text{CE}}R = \overline{\text{OE}}R = V_{\text{IL}}$, R/W is a "don't care". Likewise, the right port interrupt flag ($\overline{\text{INTR}}$) is asserted when the left port writes to memory location FFF (HEX) and to clear the interrupt flag ($\overline{\text{INTR}}$), the right port must access the memory location FFF. The message (16 bits) at FFE or FFF is user-defined, since it is an addressable SRAM location. If the interrupt function

is not used, address locations FFE and FFF are not used as mail boxes, but as part of the random access memory. Refer to Truth Table III for the interrupt operation.

Busy Logic

Busy Logic provides a hardware indication that both ports of the RAM have accessed the same location at the same time. It also allows one of the two accesses to proceed and signals the other side that the RAM is "busy". The $\overline{\text{BUSY}}$ pin can then be used to stall the access until the operation on the other side is completed. If a write operation has been attempted from the side that receives a $\overline{\text{BUSY}}$ indication, the write signal is gated internally to prevent the write from proceeding.

The use of \overline{BUSY} logic is not required or desirable for all applications. In some cases it may be useful to logically OR the \overline{BUSY} outputs together and use any \overline{BUSY} indication as an interrupt source to flag the event of an illegal or illogical operation. If the write inhibit function of \overline{BUSY} logic is not desirable, the \overline{BUSY} logic can be disabled by placing the part in slave mode with the $\overline{M/S}$ pin. Once in slave mode the \overline{BUSY} pin operates solely as a write inhibit input pin. Normal operation can be programmed by tying the \overline{BUSY} pins HIGH. If desired, unintended write operations can be prevented to a port by tying the \overline{BUSY} pin for that port LOW.

The BUSY outputs on the IDT 7024 SRAM in master mode, are pushpull type outputs and do not require pull up resistors to operate. If these RAMs are being expanded in depth, then the BUSY indication for the resulting array requires the use of an external AND gate.

Width Expansion with **BUSY** Logic Master/Slave Arrays

When expanding an IDT7024 RAM array in width while using \overline{BUSY} logic, one master part is used to decide which side of the RAM array will receive a \overline{BUSY} indication, and to output that indication. Any number of slaves to be addressed in the same address range as the master, use the \overline{BUSY} signal as a write inhibit signal. Thus on the IDT7024 RAM the \overline{BUSY} pin is an output if the part is used as a master (M/ \overline{S} pin = VIL), and the \overline{BUSY} pin is an input if the part used as a slave (M/ \overline{S} pin = VIL) as shown in Figure 3.

If two or more master parts were used when expanding in width, a split decision could result with one master indicating \overline{BUSY} on one side of the array and another master indicating \overline{BUSY} on one other side of the array. This would inhibit the write operations from one port for part of a word and inhibit the write operations from the other port for the other part of the word.

The \overline{BUSY} arbitration, on a master, is based on the chip enable and address signals only. It ignores whether an access is a read or write. In a master/slave array, both address and chip enable must be valid long enough for a \overline{BUSY} flag to be output from the master before the actual write pulse can be initiated with either the R/\overline{W} signal or the byte enables. Failure to observe this timing can result in a glitched internal write inhibit signal and corrupted data in the slave.

Semaphores

The IDT7024 is an extremely fast Dual-Port 4Kx16 CMOS Static RAM with an additional 8 address locations dedicated to binary semaphore flags. These flags allow either processor on the left or right side of the Dual-Port RAM to claim a privilege over the other processor for functions defined by the system designer's software. As an example, the semaphore can be




Figure 3. Busy and chip enable routing for both width and depth expansion with IDT7024 RAMs.

used by one processor to inhibit the other from accessing a portion of the Dual-Port RAM or any other shared resource.

The Dual-Port RAM features a fast access time, and both ports are completely independent of each other. This means that the activity on the left port in no way slows the access time of the right port. Both ports are identical infunction to standard CMOS Static RAM and can be read from, or written to, at the same time with the only possible conflict arising from the simultaneous writing of, or a simultaneous READ/WRITE of, a non-semaphore location. Semaphores are protected against such ambiguous situations and may be used by the system program to avoid any conflicts in the non-semaphore portion of the Dual-Port RAM. These devices have an automatic power-down feature controlled by $\overline{\text{CE}}$, the Dual-Port RAM enable, and $\overline{\text{SEM}}$, the semaphore enable. The $\overline{\text{CE}}$ and $\overline{\text{SEM}}$ pins control on-chip power down circuitry that permits the respective port to go into standby mode when not selected. This is the condition which is shown in Truth Table I where $\overline{\text{CE}}$ and $\overline{\text{SEM}} = \text{VIH}$.

Systems which can best use the IDT7024 contain multiple processors or controllers and are typically very high-speed systems which are software controlled or software intensive. These systems can benefit from a performance increase offered by the IDT7024's hardware semaphores, which provide a lockout mechanism without requiring complex programming.

Software handshaking between processors offers the maximum in system flexibility by permitting shared resources to be allocated in varying configurations. The IDT7024 does not use its semaphore flags to control any resources through hardware, thus allowing the system designer total flexibility in system architecture.

An advantage of using semaphores rather than the more common methods of hardware arbitration is that wait states are never incurred in either processor. This can prove to be a major advantage in very high-speed systems.

How the Semaphore Flags Work

The semaphore logic is a set of eight latches which are independent of the Dual-Port RAM. These latches can be used to pass a flag, or token, from one port to the other to indicate that a shared resource is in use. The semaphores provide a hardware assist for a use assignment method called "Token Passing Allocation." In this method, the state of a semaphore latch is used as a token indicating that shared resource is in use. If the left processor wants to use this resource, it requests the token by setting the latch. This processor then verifies its success in setting the latch by reading

it. If it was successful, it proceeds to assume control over the shared resource. If it was not successful in setting the latch, it determines that the right side processor has set the latch first, has the token and is using the shared resource. The left processor can then either repeatedly request that semaphore's status or remove its request for that semaphore to perform another task and occasionally attempt again to gain control of the token via the set and test sequence. Once the right side has relinquished the token, the left side should succeed in gaining control.

The semaphore flags are active LOW. A token is requested by writing a zero into a semaphore latch and is released when the same side writes a one to that latch.

The eight semaphore flags reside within the IDT7024 in a separate memory space from the Dual-Port RAM. This address space is accessed by placing a LOW input on the $\overline{\text{SEM}}$ pin (which acts as a chip select for the semaphore flags) and using the other control pins (Address, $\overline{\text{OE}}$, and $R/\overline{\text{W}}$) as they would be used in accessing a standard Static RAM. Each of the flags has a unique address which can be accessed by either side through address pins A0 – A2. When accessing the semaphores, none of the other address pins has any effect.

When writing to a semaphore, only data pin Do is used. If a low level is written into an unused semaphore location, that flag will be set to a zero on that side and a one on the other side (see Truth Table III). That semaphore can now only be modified by the side showing the zero. When a one is written into the same location from the same side, the flag will be set to a one for both sides (unless a semaphore request from the other side is pending) and then can be written to by both sides. The fact that the side which is able to write a zero into a semaphore subsequently locks out writes from the other side is what makes semaphore flags useful in interprocessor communications. (A thorough discussion on the use of this feature follows shortly.) A zero written into the same location from the other side will be stored in the semaphore request latch for that side until the semaphore is freed by the first side.

When a semaphore flag is read, its value is spread into all data bits so that a flag that is a one reads as a one in all data bits and a flag containing a zero reads as all zeros. The read value is latched into one side's output register when that side's semaphore select (\overline{SEM}) and output enable (\overline{OE}) signals go active. This serves to disallow the semaphore from changing state in the middle of a read cycle due to a write cycle from the other side. Because of this latch, a repeated read of a semaphore in a test loop must cause either signal (\overline{SEM} or \overline{OE}) to go inactive or the output will never change.

A sequence WRITE/READ must be used by the semaphore in order to guarantee that no system level contention will occur. A processor requests access to shared resources by attempting to write a zero into a semaphore location. If the semaphore is already in use, the semaphore request latch will contain a zero, yet the semaphore flag will appear as one, a fact which the processor will verify by the subsequent read (see Truth Table III). As an example, assume a processor writes a zero to the left port at a free semaphore location. On a subsequent read, the processor will verify that it has written successfully to that location and will assume control over the resource in question. Meanwhile, if a processor on the right side attempts to write a zero to the same semaphore flag it will fail, as will be verified by the fact that a one will be read from that semaphore on the right side during subsequent read. Had a sequence of READ/WRITE been used instead, system contention problems could have occurred during the gap between the read and write cycles.

It is important to note that a failed semaphore request must be followed by either repeated reads or by writing a one into the same location. The reason for this is easily understood by looking at the simple logic diagram of the semaphore flag in Figure 4. Two semaphore request latches feed into a semaphore flag. Whichever latch is first to present a zero to the semaphore flag will force its side of the semaphore flag LOW and the other side HIGH. This condition will continue until a one is written to the same semaphore request latch. Should the other side's semaphore request latch have been written to a zero in the meantime, the semaphore flag will flip over to the other side as soon as a one is written into the first side's request latch. The second side's flag will now stay LOW until its semaphore request latch is written to a one. From this it is easy to understand that, if a semaphore is requested and the processor which requested it no longer needs the resource, the entire system can hang up until a one is written into that semaphore request latch.

The critical case of semaphore timing is when both sides request a single token by attempting to write a zero into it at the same time. The semaphore logic is specially designed to resolve this problem. If simultaneous requests are made, the logic guarantees that only one side receives the token. If one side is earlier than the other in making the request, the first side to make the request will receive the token. If both requests arrive at the same time, the assignment will be arbitrarily made to one port or the other.

One caution that should be noted when using semaphores is that semaphores alone do not guarantee that access to a resource is secure. As with any powerful programming technique, if semaphores are misused or misinterpreted, a software error can easily happen.

Initialization of the semaphores is not automatic and must be handled via the initialization program at power-up. Since any semaphore request flag which contains a zero must be reset to a one, all semaphores on both sides should have a one written into them at initialization from both sides to assure that they will be free when needed.

Using Semaphores—Some Examples

Perhaps the simplest application of semaphores is their application as resource markers for the IDT7024's Dual-Port RAM. Say the $4K \times 16$ RAM was to be divided into two $2K \times 16$ blocks which were to be dedicated at any one time to servicing either the left or right port. Semaphore 0 could be used to indicate the side which would control the lower section of memory, and Semaphore 1 could be defined as the indicator for the upper section of memory.

To take a resource, in this example the lower 2K of Dual-Port RAM, the processor on the left port could write and then read a zero in to Semaphore 0. If this task were successfully completed (a zero was read back rather than a one), the left processor would assume control of the lower 2K. Meanwhile the right processor was attempting to gain control of the resource after the left processor, it would read back a one in response to the zero it had attempted to write into Semaphore 0. At this point, the software could choose to try and gain control of the second 2K section by writing, then reading a zero into Semaphore 1. If it succeeded in gaining control, it would lock out the left side.

Once the left side was finished with its task, it would write a one to Semaphore 0 and may then try to gain access to Semaphore 1. If Semaphore 1 was still occupied by the right side, the left side could undo its semaphore request and perform other tasks until it was able to write, then

read a zero into Semaphore 1. If the right processor performs a similar task with Semaphore 0, this protocol would allow the two processors to swap 2K blocks of Dual-Port RAM with each other.

The blocks do not have to be any particular size and can even be variable, depending upon the complexity of the software using the semaphoreflags. All eight semaphores could be used to divide the Dual-Port RAM or other shared resources into eight parts. Semaphores can even be assigned different meanings on different sides rather than being given a common meaning as was shown in the example above.

Semaphores are a useful form of arbitration in systems like disk interfaces where the CPU must be locked out of a section of memory during a transfer and the I/O device cannot tolerate any wait states. With the use of semaphores, once the two devices has determined which memory area was "off-limits" to the CPU, both the CPU and the I/O devices could access their assigned portions of memory continuously without any wait states.

Semaphores are also useful in applications where no memory "WAIT" state is available on one or both sides. Once a semaphore handshake has been performed, both processors can access their assigned RAM segments at full speed.

Another application is in the area of complex data structures. In this case, block arbitration is very important. For this application one processor may be responsible for building and updating a data structure. The other processor then reads and interprets that data structure. If the interpreting processor reads an incomplete data structure, a major error condition may exist. Therefore, some sort of arbitration must be used between the two different processors. The building processor arbitrates for the block, locks it and then is able to go in and update the data structure. When the update is completed, the data structure block is released. This allows the interpreting processor to come back and read the complete data structure, thereby guaranteeing a consistent data structure.





Figure 4. IDT7024 Semaphore Logic

Ordering Information



NOTE:

- 1. Industrial temperature range is available on selected PLCC packages in low power. For other speeds, packages and powers contact your sales office.
- Green parts available. For specific speeds, packages and powers contact your local sales office.
 LEAD FINISH (SnPb) parts are Obsolete excluding PGA & Flatpack. Product Discontinuation Notice PDN# SP-17-02
 Note that information regarding recently obsoleted parts are included in this datasheet for customer convenience.

Orderable Part Information

Speed (ns)	Orderable Part ID	Pkg. Code	Pkg. Type	Temp. Grade
15	7024L15JG	PLG84	PLCC	С
	7024L15JG8	PLG84	PLCC	С
	7024L15PFG	PNG100	TQFP	С
	7024L15PFG8	PNG100	TQFP	С
17	7024L17G	GU84	PGA	С
20	7024L20FB	FP84	FPACK	М
	7024L20G	GU84	PGA	С
	7024L20GB	GU84	PGA	М
	7024L20JGI	PLG84	PLCC	I
	7024L20JGl8	PLG84	PLCC	I
	7024L20PFGI	PNG100	TQFP	I
	7024L20PFGl8	PNG100	TQFP	I
25	7024L25G	GU84	PGA	С
	7024L25GB	GU84	PGA	М
35	7024L35FB	FP84	FPACK	М
	7024L35G	GU84	PGA	С
	7024L35GB	GU84	PGA	М
55	7024L55G	GU84	PGA	С
	7024L55GB	GU84	PGA	М
70	7024L70GB	GU84	PGA	М

Speed (ns)	Orderable Part ID	Pkg. Code	Pkg. Type	Temp. Grade
17	7024S17G	GU84	PGA	С
20	7024S20G	GU84	PGA	С
25	7024S25G	GU84	PGA	С
	7024S25GB	GU84	PGA	М
35	7024S35FB	FP84	FPACK	М
	7024S35G	GU84	PGA	С
	7024S35GB	GU84	PGA	М
55	7024S55FB	FP84	FPACK	М
	7024S55G	GU84	PGA	С
	7024S55GB	GU84	PGA	М
70	7024S70FB	FP84	FPACK	М
	7024S70GB	GU84	PGA	М

Datasheet Document History

01/13/99: Initiated datasheet document history

Converted to new format

Cosmetic and typographical corrections

Pages 2 and 3 Added additional notes to pin configurations

06/04/99: Changed drawing format

Page 1 Corrected DSC number

04/04/00: Replaced IDT logo

Page 6 Corrected typo in Data Retention chart

Changed ±500mV to 0mV in notes

05/19/00: Page 3 Clarified TA parameter

Page 4 Increased storage temperature parameter

Pages 5 and 6 DC Electrical parameters-changed wording from "open" to "disabled"

09/12/01: Page 2 & 3 Added date revision for pin configurations

Page 5 Added Industrial temp to the column heading for 20ns to DC Electrical Characteristics

Pages 8,10,13&15 Added Industrial temp to the column headings for 20ns to AC Electrical Characteristics

Pages 3,5,6,8,10,13&15 Removed Industrial temp note from all tables footnotes

Page 21 Added Industrial to 20ns ordering information

07/25/05: Page 1 Added green availability to features

Page 21 Added green indicator to ordering information

Page 1 & 21 Replaced old IDT \circledR logo with the new IDTTM logo

Page 21 Updated address and phone contact information Page 21 Removed "IDT" from orderable part number

10/29/08: Page 21 Removed "IDT" from orderable part nu 06/11/13: Page 21 Ordering Information. Added T&R

05/23/18: Product Discontinuation Notice - PDN# SP-17-02

Last time buy expires June 15, 2018

12/05/19: Pages 1 & 21 Deleted obsolete Industrial 55ns speed grade and added Industrial 20ns speed grade

Pages 2 & 3 Rotated PLG84 PLCC, FP84 Flatpack and PNG100 TQFP pin configurations to accurately reflect pin 1

orientation

Page 21 Added Orderable Part Information tables

02/20/20: Pages 1 - 23 Rebranded as Renesas datasheet

IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Rev.1.0 Mar 2020)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit:

www.renesas.com/contact/

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Renesas Electronics:

7024L17PF8 7024L17J8 7024S30J8 7024L20PFGI 7024S55GB 7024S55PF 7024S55JI 7024S55FB

7024L20JGI8 7024S35J8 7024L15PF8 7024L15JG8 7024S20PF8 7024L15PFG8 5962-9166212MXA 59629166212MYA 7024S17PF 5962-9166204MXA 7024S15PF 7024L70GB 7024L55PF8 7024S45J8 59629166203MYA 7024L17PF 7024L20PF8 5962-9166203MXA 7024L20JI8 7024L15PF 7024L15JG 7024L55J8

7024L20PFGI8 7024S30J 7024S45J 7024S35G 7024S35J 7024S15J 7024S55J 7024S55G 7024S17G

7024S17J 7024S55J8 7024L20PFI8 7024S20J 7024S25G 7024S20G 7024S25J 7024L15PFG 7024S15J8

7024S70FB 7024S70GB 7024S17J8 7024L30J8 5962-9166208MXA 5962-9166208MYA 7024L35PF8 7024L35J8

7024L20PFI 7024L55GB 7024L55PF 7024S20PF 5962-9166207MYA 5962-9166207MXA 7024S25PF 7024S25GB

7024S17PF8 7024L20G 7024L17G 7024L15J 7024L55J 7024L55G 7024L45J8 7024L20JG 7024L20JG

7024S17PF8 7024L20G 7024L35G 5962-9166202MXA 7024S35PF8 7024L30J 7024L20PF 7024L20GB 7024L20JI

7024S17PF8 7024L20FF 7024L25GB 5962-9166202MXA 7024S55PF8 7024S55JI8 7024L20JG 7024L20JI

7024S17PF8 7024L20FF 7024L25GB 5962-9166202MXA 7024S55PF8 7024S55JI8 7024L20JG 7024L20JI

7024L20FB 7024L20FF 7024L25GB 5962-9166202MXA 7024S55PF8 7024S55JI8 7024S25J8 5962-9166201MYA

5962-9166201MXA