TIBPAL 16R6-20M and TIBPAL 16R8-20M are Not Recommended for New Designs TIBPAL 16L8-15C, TIBPAL 16R4-15C, TIBPAL 16R6-15C, TIBPAL 16R8-15C TIBPAL 16L8-20M, TIBPAL 16R4-20M, TIBPAL 16R6-20M, TIBPAL 16R8-20M HIGH-PERFORMANCE IMPACT TM PAL® CIRCUITS SRPS019A - FEBRUARY 1984 - REVISED APRIL 2000

- High-Performance Operation: Propagation Delay C Suffix . . . 15 ns Max M Suffix . . . 20 ns Max
- Functionally Equivalent, but Faster Than PAL16L8A, PAL16R4A, PAL16R6A, and PAL16R8A
- Power-Up Clear on Registered Devices (All Register Outputs Are Set High, but Voltage Levels at the Output Pins Go Low)
- Package Options Include Both Plastic and Ceramic Chip Carriers in Addition to Plastic and Ceramic DIPs
- Dependable Texas Instruments Quality and Reliability

DEVICE	I INPUTS	3-STATE O OUTPUTS	REGISTERED Q OUTPUTS	I/O PORTS
PAL16L8	10	2	0	6
PAL16R4	8	0	4 (3-state buffers)	4
PAL16R6	8	0	6 (3-state buffers)	2
PAL16R8	8	0	8 (3-state buffers)	0

desc	rin	tion	
4000	איי		

These programmable array logic devices feature high speed and functional equivalency when compared with currently available devices. These IMPACT™ circuits combine the latest Advanced Low-Power Schottky technology with proven titanium-tungsten fuses to provide reliable, high-performance substitutes for conventional TTL logic. Their easy programmability allows for quick design of custom functions and typically results in a more compact circuit board. In addition, chip carriers are available for further reduction in board space.

The TIBPAL16' C series is characterized from 0° C to 75°C. The TIBPAL16' M series is characterized for operation over the full military temperature range of -55° C to 125°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

These devices are covered by U.S. Patent 4,410,987. IMPACT is a trademark of Texas Instruments. PAL is a registered trademark of Advanced Micro Devices Inc.


PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



C SUFFIX . M SUFFIX . (R W	
١d		20]v _{cc}
ι[2	19]0
۱Ľ	3	18] I/O
۱Ū	4	17] I/O
١Ū	5	16] I/O
١Ū	6	15] I/O
١Ū	7	14] I/O
١Ū	8	13] 1/0
ιD	9	12]0
GND	10	11]


TIBPAL16L8'






Copyright © 2000, Texas Instruments Incorporated


TIBPAL 16R6-20M and TIBPAL 16R8-20M are Not Recommended for New Designs TIBPAL 16R4-15C, TIBPAL 16R6-15C, TIBPAL 16R8-15C TIBPAL 16R4-20M, TIBPAL 16R6-20M, TIBPAL 16R8-20M HIGH-PERFORMANCE IMPACT TM PAL® CIRCUITS SRPS019A - FEBRUARY 1984 - REVISED APRIL 2000








functional block diagrams (positive logic)



TIBPAL16R4





 \bigcirc denotes fused inputs



TIBPAL 16R6-20M and TIBPAL 16R8-20M are Not Recommended for New Designs TIBPAL 16R6-15C, TIBPAL 16R8-15C TIBPAL 16R6-20M, TIBPAL 16R8-20M HIGH-PERFORMANCE IMPACT TM PAL® CIRCUITS SRPS019A - FEBRUARY 1984 - REVISED APRIL 2000


functional block diagrams (positive logic)






 \bigcirc denotes fused inputs








TIBPAL16R6-20M and TIBPAL16R8-20M are Not Recommended for New Designs **TIBPAL 16R4-15C TIBPAL 16R4-20M** HIGH-PERFORMANCE IMPACT TM PAL® CIRCUITS SRPS019A – FEBRUARY 1984 – REVISED APRIL 2000










TIBPAL16R6-20M and TIBPAL16R8-20M are Not Recommended for New Designs TIBPAL 16R8-15C TIBPAL 16R8-20M HIGH-PERFORMANCE IMPACT ™ PAL® CIRCUITS

SRPS019A – FEBRUARY 1984 – REVISED APRIL 2000



Fuse number = First fuse number + Increment



TIBPAL16R6-20M and TIBPAL16R8-20M are Not Recommended for New Designs TIBPAL 16L8-15C, TIBPAL 16R4-15C, TIBPAL 16R6-15C, TIBPAL 16R8-15C HIGH-PERFORMANCE IMPACT ™ PAL® CIRCUITS

SRPS019A – FEBRUARY 1984 – REVISED APRIL 2000

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V _{CC} (see Note 1)	
Input voltage (see Note 1)	5.5 V
Voltage applied to disabled output (see Note 1)	5.5 V
Operating free-air temperature range	0°C to 75°C
Storage temperature range, T _{stg}	. −65°C to 150°C

NOTE 1: These ratings apply, except for programming pins, during a programming cycle.

recommended operating conditions

			MIN	NOM	MAX	UNIT
Vcc	Supply voltage		4.75	5	5.25	V
VIH	High-level input voltage		2		5.5	V
VIL	Low-level input voltage				0.8	V
ЮН	High-level output current				-3.2	mA
IOL	Low-level output current				24	mA
fclock	Clock frequency	_	0		50	MHz
+	Pulse duration, clock (see Note 2)	High	8			ns
tw	Fuise duration, clock (see Note 2)	Low	9			115
t _{su}	Setup time, input or feedback before clock \uparrow		15			ns
t _h	Hold time, input or feedback after clock \uparrow		0			ns
Т _А	Operating free-air temperature		0	25	75	°C

NOTE 2: The total clock period of clock high and clock low must not exceed clock frequency, f_{clock}. The minimum pulse durations specified are for clock high or low only, but not for both simultaneously.



TIBPAL16R6-20M and TIBPAL16R8-20M are Not Recommended for New Designs TIBPAL 16L8-15C, TIBPAL 16R4-15C, TIBPAL 16R6-15C, TIBPAL 16R8-15C HIGH-PERFORMANCE IMPACT ™ PAL® CIRCUITS

SRPS019A – FEBRUARY 1984 – REVISED APRIL 2000

electrical characteristics over recommended operating free-air temperature range

F	PARAMETER		TEST CONDITIO	NS	MIN	TYP†	MAX	UNIT
VIK		V _{CC} = 4.75 V,	lj = -18 mA				-1.5	V
∨он		V _{CC} = 4.75 V,	I _{OH} = -3.2 mA		2.4	3.3		V
VOL		V _{CC} = 4.75 V,	I _{OL} = 24 mA			0.35	0.5	V
lanu	Outputs		V _O = 2.7 V				20	μA
IOZH	I/O ports	V _{CC} = 5.25 V,	V() = 2.7 V				100	μΑ
	Outputs		V _O = 0.4 V				-20	
IOZL	I/O ports	V _{CC} = 5.25 V,	VO = 0.4 V				-250	μA
Ц		V _{CC} = 5.25 V,	V _I = 5.5 V				0.1	mA
ЧΗ		V _{CC} = 5.25 V,	V _I = 2.7 V				20	μΑ
ЧL		V _{CC} = 5.25 V,	V _I = 0.4 V				-0.2	mA
10‡		V _{CC} = 5.25 V,	V _O = 2.25 V		-30		-125	mA
ICC		V _{CC} = 5.25 V,	$V_{I} = 0,$	Outputs open		140	180	mA

[†] All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

[‡] The output conditions have been chosen to produce a current that closely approximates one-half of the short-circuit output current, IOS.

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	түр†	MAX	UNIT
fmax				50			MHz
^t pd	I, I/O	O, I/O			10	15	ns
^t pd	CLK↑	Q	R1 = 500 Ω,		8	12	ns
ten	OE↓	Q	R2 = 500 Ω,		8	12	ns
^t dis	OE↑	Q	See Figure 3		7	10	ns
ten	I, I/O	O, I/O]		10	15	ns
^t dis	I, I/O	O, I/O			10	15	ns

[†] All typical values are at V_{CC} = 5 V, T_A = 25°C.



TIBPAL16R6-20M and TIBPAL16R8-20M are Not Recommended for New Designs TIBPAL 16L8-20M, TIBPAL 16R4-20M, TIBPAL 16R6-20M, TIBPAL 16R8-20M HIGH-PERFORMANCE IMPACT ™ PAL® CIRCUITS

SRPS019A - FEBRUARY 1984 - REVISED APRIL 2000

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V _{CC} (see Note 1)	
Input voltage (see Note 1)	5.5 V
Voltage applied to disabled output (see Note 1)	5.5 V
Operating free-air temperature range	–55°C to 125°C
Storage temperature range, T _{stg}	–65°C to 150°C

NOTE 1: These ratings apply, except for programming pins, during a programming cycle.

recommended operating conditions

			MIN	NOM	MAX	UNIT
Vcc	Supply voltage		4.5	5	5.5	V
VIH	High-level input voltage		2		5.5	V
VIL	Low-level input voltage				0.8	V
ЮН	High-level output current				-2	mA
IOL	Low-level output current				12	mA
fclock	Clock frequency	-	0		41.6	MHz
+	Pulse duration, clock (see Note 2)	High	10			ns
tw	ruise duration, dock (see Note 2)	Low	11			115
t _{su}	Setup time, input or feedback before clock \uparrow		20			ns
t _h	Hold time, input or feedback after clock1		0			ns
Т _А	Operating free-air temperature		-55	25	125	°C

NOTE 2: The total clock period of clock high and clock low must not exceed clock frequency, f_{clock}. The minimum pulse durations specified are for clock high or low only, but not for both simultaneously.



TIBPAL16R6-20M and TIBPAL16R8-20M are Not Recommended for New Designs TIBPAL 16L8-20M, TIBPAL 16R4-20M, TIBPAL 16R6-20M, TIBPAL 16R8-20M HIGH-PERFORMANCE *IMPACT* ™ *PAL*® CIRCUITS

SRPS019A – FEBRUARY 1984 – REVISED APRIL 2000

			•	•		-		
P	PARAMETER		TEST CONDITION	IS	MIN	TYP†	MAX	UNIT
VIK		V _{CC} = 4.5 V,	lj = -18 mA				-1.5	V
VOH		V _{CC} = 4.5 V,	I _{OH} = -2 mA		2.4	3.2		V
VOL		V _{CC} = 4.5 V,	I _{OL} = 12 mA			0.25	0.4	V
	Outputs		V _O = 2.7 V				20	
IOZH	I/O ports	$V_{CC} = 5.5 V,$	$v_0 = 2.7 v$				100	μA
1	Outputs						-20	۵
IOZL	I/O ports	$V_{CC} = 5.5 V,$	V _O = 0.4 V				-250	μA
1.	Pin 1, 11						0.2	
łı	All others	$V_{CC} = 5.5 V,$	V _I = 5.5 V				0.1	mA
	Pin 1, 11						50	
Ιн	I/O ports	V _{CC} = 5.5 V,	V _I = 2.7 V				100	μA
	All others						20	
L.	I/O ports						-0.25	
ΙL	All others	$V_{CC} = 5.5 V,$	V _I = 0.4 V				-0.2	mA
los‡		V _{CC} = 5.5 V,	V _O = 0.5 V		-30		-250	mA
ICC		V _{CC} = 5.5 V,	$V_{I} = 0,$	Outputs open		140	190	mA

electrical characteristics over recommended operating free-air temperature range

[†] All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

[‡] Not more than one output should be shorted at a time and the duration of the short circuit should not exceed one second. Set V_O at 0.5 V to avoid test-equipment degradation.

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	түр†	MAX	UNIT
fmax				41.6			MHz
^t pd	I, I/O	O, I/O			10	20	ns
^t pd	CLK↑	Q	R1 = 390 Ω,		8	15	ns
t _{en}	OE↓	Q	R2 = 750 Ω,		8	15	ns
^t dis	OE↑	Q	See Figure 4		7	15	ns
t _{en}	I, I/O	O, I/O			10	20	ns
^t dis	I, I/O	O, I/O			10	20	ns

[†] All typical values are at V_{CC} = 5 V, T_A = 25°C.



TIBPAL16R6-20M and TIBPAL16R8-20M are Not Recommended for New Designs TIBPAL 16L8-15C, TIBPAL 16R4-15C, TIBPAL 16R6-15C, TIBPAL 16R8-15C TIBPAL 16L8-20M, TIBPAL 16R4-20M, TIBPAL 16R6-20M, TIBPAL 16R8-20M HIGH-PERFORMANCE IMPACT TM PAL® CIRCUITS SRPS019A – FEBRUARY 1984 – REVISED APRIL 2000

programming information


Texas Instruments programmable logic devices can be programmed using widely available software and inexpensive device programmers.

Complete programming specifications, algorithms, and the latest information on hardware, software, and firmware are available upon request. Information on programmers capable of programming Texas Instruments programmable logic also is available, upon request, from the nearest TI field sales office or local authorized TI distributor, by calling Texas Instruments at +1 (972) 644–5580, or by visiting the TI Semiconductor Home Page at www.ti.com/sc.

preload procedure for registered outputs (see Figure 1 and Note 3)

The output registers can be preloaded to any desired state during device testing. This permits any state to be tested without having to step through the entire state-machine sequence. Each register is preloaded individually by following the steps given below.

- Step 1. With V_{CC} at 5 V and Pin 1 at V_{IL} , raise Pin 11 to V_{IHH} .
- Step 2. Apply either V_{IL} or V_{IH} to the output corresponding to the register to be preloaded.
- Step 3. Pulse Pin 1, clocking in preload data.
- Step 4. Remove output voltage, then lower Pin 11 to V_{IL}. Preload can be verified by observing the voltage level at the output pin.



NOTE 3: $t_d = t_{SU} = t_h = 100 \text{ ns to } 1000 \text{ ns } V_{IHH} = 10.25 \text{ V to } 10.75 \text{ V}$


Figure 1. Preload Waveforms



TIBPAL 16R6-20M and TIBPAL 16R8-20M are Not Recommended for New Designs TIBPAL 16L8-15C, TIBPAL 16R4-15C, TIBPAL 16R6-15C, TIBPAL 16R8-15C TIBPAL 16L8-20M, TIBPAL 16R4-20M, TIBPAL 16R6-20M, TIBPAL 16R8-20M HIGH-PERFORMANCE IMPACT TM PAL® CIRCUITS SRPS019A - FEBRUARY 1984 - REVISED APRIL 2000

power-up reset (see Figure 2)

Following power up, all registers are set high. This feature provides extra flexibility to the system designer and is especially valuable in simplifying state-machine initialization. To ensure a valid power-up reset, it is important that the rise of V_{CC} be monotonic. Following power-up reset, a low-to-high clock transition must not occur until all applicable input and feedback setup times are met.




[†] This is the power-up reset time and applies to registered outputs only. The values shown are from characterization data. [‡] This is the setup time for input or feedback.

Figure 2. Power-Up Reset Waveforms



TIBPAL16R6-20M and TIBPAL16R8-20M are Not Recommended for New Designs TIBPAL 16L8-15C, TIBPAL 16R4-15C, TIBPAL 16R6-15C, TIBPAL 16R8-15C HIGH-PERFORMANCE IMPACT ™ PAL® CIRCUITS

SRPS019A - FEBRUARY 1984 - REVISED APRIL 2000




- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses have the following characteristics: PRR \leq 1 MHz, t_{f} = t_{f} \leq 2 ns, duty cycle = 50\%
- D. When measuring propagation delay times of 3-state outputs from low to high, switch S1 is closed. When measuring propagation delay times of 3-state outputs from high to low, switch S1 is open.
- E. Equivalent loads may be used for testing.

Figure 3. Load Circuit and Voltage Waveforms



TIBPAL16R6-20M and TIBPAL16R8-20M are Not Recommended for New Designs TIBPAL 16L8-20M, TIBPAL 16R4-20M, TIBPAL 16R6-20M, TIBPAL 16R8-20M HIGH-PERFORMANCE *IMPACT* ™ *PAL*® CIRCUITS

SRPS019A – FEBRUARY 1984 – REVISED APRIL 2000



- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses have the following characteristics: PRR \leq 10 MHz, t_f = $t_f \leq$ 2 ns, duty cycle = 50%
- D. When measuring propagation delay times of 3-state outputs, switch S1 is closed.
- E. Equivalent loads may be used for testing.







17-Mar-2017

PACKAGING INFORMATION

Orderable Device	Status	Package Type		Pins		Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
5962-85155012A	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	5962- 85155012A TIBPAL16 L8-20MFKB	Samples
5962-8515501RA	ACTIVE	CDIP	J	20	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-8515501RA TIBPAL16L8-20M JB	Samples
5962-8515501SA	ACTIVE	CFP	W	20	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-8515501SA TIBPAL16L8-20M WB	Samples
5962-85155022A	NRND	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	5962- 85155022A TIBPAL16 R8-20MFKB	
5962-8515502RA	NRND	CDIP	J	20	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-8515502RA TIBPAL16R8-20M JB	
5962-85155032A	NRND	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	5962- 85155032A TIBPAL16 R6-20MFKB	
5962-8515503RA	NRND	CDIP	J	20	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-8515503RA TIBPAL16R6-20M JB	
5962-8515503SA	NRND	CFP	W	20	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-8515503SA TIBPAL16R6-20M WB	
5962-85155042A	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	5962- 85155042A TIBPAL16 R4-20MFKB	Samples
5962-8515504RA	ACTIVE	CDIP	J	20	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-8515504RA TIBPAL16R4-20M JB	Samples
5962-8515504SA	ACTIVE	CFP	W	20	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-8515504SA TIBPAL16R4-20M WB	Samples



PACKAGE OPTION ADDENDUM

17-Mar-2017

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
JM38510/50601BRA	ACTIVE	CDIP	J	20	1	TBD	A42	N / A for Pkg Type	-55 to 125	JM38510/ 50601BRA	Samples
JM38510/50604BRA	ACTIVE	CDIP	J	20	1	TBD	A42	N / A for Pkg Type	-55 to 125	JM38510/ 50604BRA	Samples
M38510/50601BRA	ACTIVE	CDIP	J	20	1	TBD	A42	N / A for Pkg Type	-55 to 125	JM38510/ 50601BRA	Samples
M38510/50604BRA	ACTIVE	CDIP	J	20	1	TBD	A42	N / A for Pkg Type	-55 to 125	JM38510/ 50604BRA	Sample
TIBPAL16L8-20MFKB	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	5962- 85155012A TIBPAL16 L8-20MFKB	Sample
TIBPAL16L8-20MJ	ACTIVE	CDIP	J	20	1	TBD	A42	N / A for Pkg Type	-55 to 125	TIBPAL16L8-20M J	Sample
TIBPAL16L8-20MJB	ACTIVE	CDIP	J	20	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-8515501RA TIBPAL16L8-20M JB	Sample
TIBPAL16L8-20MWB	ACTIVE	CFP	W	20	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-8515501SA TIBPAL16L8-20M WB	Sample
TIBPAL16R4-20MFKB	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	5962- 85155042A TIBPAL16 R4-20MFKB	Sample
TIBPAL16R4-20MJB	ACTIVE	CDIP	J	20	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-8515504RA TIBPAL16R4-20M JB	Sample
TIBPAL16R4-20MWB	ACTIVE	CFP	W	20	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-8515504SA TIBPAL16R4-20M WB	Sample
TIBPAL16R6-20MFKB	NRND	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	5962- 85155032A TIBPAL16 R6-20MFKB	
TIBPAL16R6-20MJB	NRND	CDIP	J	20	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-8515503RA TIBPAL16R6-20M JB	
TIBPAL16R6-20MWB	NRND	CFP	W	20	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-8515503SA	



17-Mar-2017

Orderable Device	Status	Package Type	e Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5) TIBPAL16R6-20M WB	-
TIBPAL16R8-20MFKB	NRND	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	5962- 85155022A TIBPAL16 R8-20MFKB	
TIBPAL16R8-20MJB	NRND	CDIP	J	20	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-8515502RA TIBPAL16R8-20M JB	

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



www.ti.com

17-Mar-2017

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

W (R-GDFP-F20)

CERAMIC DUAL FLATPACK



- NOTES: A. All linear dimensions are in inches (millimeters).
 - This drawing is subject to change without notice. В.
 - C. This package can be hermetically sealed with a ceramic lid using glass frit.
 D. Index point is provided on cap for terminal identification only.
 E. Falls within Mil-Std 1835 GDFP2-F20



LEADLESS CERAMIC CHIP CARRIER

FK (S-CQCC-N**) 28 TERMINAL SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

- C. This package can be hermetically sealed with a metal lid.
- D. Falls within JEDEC MS-004



J (R-GDIP-T**) 14 LEADS SHOWN

CERAMIC DUAL IN-LINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's noncompliance with the terms and provisions of this Notice.

> Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2017, Texas Instruments Incorporated