1

www.DataSheet4U.com

February 1990 Edition 2.0

DATA SHEET :

MB81256-80

MOS 262,144 BIT DYNAMIC RANDOM ACCESS MEMORY

262,144 Bit Dynamic Random Access Memory

The Fujitsu MB81256 is a fully decoded, dynamic NMOS random access memory organized as 262,144 one-bit words. The design is optimized for high speed, high performance applications such as mainframe memory, buffer memory, peripheral storage, and environments where low power dissipation and a compact layout are required.

Multiplexed row and column address inputs permit the MB81256 to be housed in standard 16-pin DIP and ZIP packages or an 18-pin PLCC package. Pinouts conform to the JEDEC-approved pinouts. Additionally, the MB81256 offers new functional enhancements that make it more versatile than previous dynamic RAMs. CAS-before-RAS refresh provides an on-chip refresh capability that is upwardly compatible with the MB8266A. The MB81256 also features page mode which allows high speed random access of up to 512 bits of data within the same row.

The MB81256 is fabricated using silicon gate NMOS and Fujitsu's advanced Triple-layer Polysilicon process. This process, coupled with single-transistor memory storage cells, permits maximum circuit density and minimal chip size. Dynamic circuitry is used in the design, including the sense amplifiers. Clock timing requirements are noncritical, and power supply tolerance is very wide. All inputs are TTL compatible.


- 262,144 x 1 RAM organization
- Silicon-gate, Triple Poly NMOS, single transistor cell
- Row Access Time (t_{RAC}) 80 ns max. (MB 81256-80)
- Random Cycle Time (tpc) 175 ns min. (MB 81256-80)
- Page Mode Cycle Time (t_{PC}) 100 ns max. (MB 81256-80)
- Single +5 V Supply, ±10% tolerance
- Low Power 385 mW max. (MB 81256-80) 25 mW max. (standby)
- 256 refresh cycles every 4 ms
- CAS-before-RAS, RAS-only, Hidden refresh capability


- · High speed Read-white-Write cycle
- tar, twcn, tohn, trwo are eliminated
- Output unlatched cycle end allows two-dimensional chip select
- Common I/O capability using Early Write operation
- On-chip latches for Addresses and Data-in
- Standard 16-Pin Plastic Packages: DIP (MB81256-XXP)
 ZIP (MB81256-XXPSZ)
 Standard 18-Pin Plastic Package: PLCC(MB81256-XXPV)
 Standard 16-Pin Ceramic Package: DIP (MB81256-XXC)

Absolute Maximum Ratings (See Note)


Parameter Voltage at any pin relative to V _{SS} Voltage of V _{CC} supply relative to V _{SS}		Symbol	Value	Unit
		V _{IN,} V _{OUT}	-1 to +7	٧
		Vcc	-1 to +7	٧
Storage Temperature	Ceramic	T _{STG}	-55 to +150	°C
	Plastic	Ī	-55 to +125	
Power Dissipation		PD	1.0	w
Short Circuit Output Current		_	50	mA

Permanent device damage may occur if absolute maximum ratings are exceeded. Functional operation should be restricted to the conditions as detailed in the operation sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.





This device contains circultry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.



CAPACITANCE (TA = 25°C)

Parameter	Symbol	Түр	Max	Unit
Input Capacitance A ₀ to A ₈ , D _{IN}	C _{IN1}		7	pF
Input Capacitance RAS, CAS, WE	C _{IN2}	,,	10	pF
Output Capacitance D _{OUT}	Соит		7	pF



RECOMMENDED OPERATING CONDITIONS

(Referenced to Vss)

Parameter	Symbol	Min	Тур	Max	Unit	Operating Temperature
	Vcc	4.5	5.0	5.5	٧	
Supply Voltage	V _{ss}	0	0	0	٧	
Input High Voltage, all inputs	V _{IH}	2.4		6.5	٧	0°C to +70°C
Input Low Voltage, all inputs	VIL	-2.0		0.8	٧	

DC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted.)

Parameter		Symbol	Value			I I = i e
rarameter		Symbol	Min	Тур	Max	Unit
OPERATING CURRENT* Average Power Supply Current (RAS, CAS cycling; t _{RC} = Min.)	MB 81256-80	I _{CC1}			70	mA
STANDBY CURRENT Standby Power Supply Current (RAS, CA	S=V _{IH})	l _{CC2}			4.5	mA
REFRESH CURRENT 1* Average Power Supply Current (RAS cycling, CAS = V _{IH} ; t _{RC} = Min.)	MB 81256-80	I _{cc3}			60	mA
PAGE MODE CURRENT* Average Power Supply Current (RAS = V _{IL} , CAS cycling; t _{PC} = Min.)	MB81256-80	I _{CC4}			35	mA
REFRESH CURRENT 2* Average Power Supply Current (CAS-before-RAS, t _{RC} = Min.)	MB 81256-80	I _{CC5}			65	mA
INPUT LEAKAGE CURRENT any input $(V_{IN} = 0V \text{ to } 5.5V, V_{CC} = 4.5V \text{ to } 5.5V, V_{all} \text{ other pins not under test = } 0V)$		I _{I(L)}	-10		10	μΑ
OUTPUT LEAKAGE CURRENT (Data is disabled, V _{OUT} = 0V to 5.5V)		I _{O(L)}	-10		10	μΑ
OUTPUT LEVEL Output Low Voltage (I _{OL} = 4.2mA)		V _{OL}			0.4	v
OUTPUT LEVEL Output High Voltage (I _{OH} = -5.0mA)		V _{OH}	2.4	, , ,		٧

NOTE*: ICC is depended on output loading and cycle rates, Specified values are obtained with the output open.

www.DataSheet4U.com

T-46-23-15

AC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted.) NOTES 1, 2, 3

	6 1 1	Va	Value	
Parameter NOTES	Symbol	Min	Max	Unit
Time between Refresh	t _{REF}		4	ms
Random Read/Write Cycle Time	t _{RC}	175		ns
Read-Write Cycle Time	t _{RWC}	180		ns
Access Time from RAS 4 6	tRAC		80	ns
Access Time from CAS 4 6	t _{CAC}		45	ns
Output Buffer Turn off Delay	t _{OFF}	0	25	ns
Transition Time	t _T	3	50	ns
RAS Precharge Time	t _{RP}	80		ns
RAS Pulse Width	t _{RAS}	85	100000	ns
RAS Hold Time	t _{RSH}	50		ns
CAS Pulse Width	t _{CAS}	50	100000	ns
CAS Hold Time	t _{CSH}	85		ns
RAS to CAS Delay Time 7 8	t _{RCD}	20	35	ns
CAS to RAS Set Up Time	t _{CRS}	10		ns
Row Address Set Up Time	tasr	0		ns
Row Address Hold Time	t _{RAH}	10		ns
Column Address Set Up Time	tASC	0		ns
Column Address Hold Time	t _{CAH}	15		ns
Read Command Set Up Time	t _{RCS}	0		ns
Read Command Hold Time Referenced to CAS 9	[‡] RCH	0		ns
Read Command Hold Time Referenced to RAS	tern	20		ns
Write Command Set Up Time	twcs	0		пѕ
Write Command Pulse Width	t _{WP}	15		ns
Write Command Hold Time	twch	15		ns
Write Command to RAS Lead Time	t _{RWL}	35		ns
Write Command to CAS Lead Time	t _{CWL}	35		ns
Data In Set Up Time	t _{DS}	0		ns
Data In Hold Time	t _{ОН}	15		ns
CAS to WE Delay	tcwp	15		ns
Refresh Set Up Time for CAS Referenced to RAS (CAS-before-RAS cycle)	t _{FCS}	20		ns
Refresh Hold Time for CAS Referenced to RAS (CAS-before-RAS cycle)	t _{FCH}	20		ns

5

www.DataSheet4U.com

AC CHARACTERISTICS


(Recommended operating conditions unless otherwise noted.)


Parameter		Cl	Value		Unit
	OTES	Symbol	Min	Max	Unit
CAS Precharge Time (CAS-before-RAS cycle)		t _{CPR}	20		ns
RAS Precharge to CAS Active Time (Refresh cy	cles)	t _{RPC}	20		ns
Page Mode Read/Write Cycle Time		t _{PC}	100		ns
Page Mode Read-Write Cycle Time		tPRWC	100		ns
Page Mode CAS Precharge Time		t _{CP}	40		ns
Refresh Counter Test Cycle Time	100	t RTC	330		ms
Refresh Counter Test RAS Pulse Width	91 1	tTRAS	230	10000	пѕ
Refresh Counter Test CAS Precharge Time	11	t _{CPT}	50		ns


Notes:


- An initial pause of 200 µs is required after power-up. And then several cycle (to which any 8 cycle to perform refresh are adequate) are required before proper device operation is achieved.
 - If internal refresh counter is to be effective, a minimum of 8 CAS before RAS refresh cycles are required.
- 2 AC characteristics assume $t_{\tau} = 5$ ns.
- 3 V_{IH} (min) and V_{IL} (max) are refrence levels for measuring timing of input signals. Also, transition times are measured between V_{IH} (min) and V_{IL} (max.).
- 4 Assumes that $t_{RCD} \le t_{RCD}$ (max.) If t_{RCD} is greater than the maximum recommended value shown in this table, t_{RAC} will increase by the amount that t_{RCD} exceeds the value shown.
- 5 Assumes that t_{RCD} ≥ t_{RCD} (max.).
- Measured with a load equivalent to 2 TTL loads and 100 pF.


- Operation within the t_{RCD} (max) limit insures that t_{RAC} (max) can be met. t_{RCD} (max) is specified as a reference point only; if t_{RCD} is greater than the specified t_{RCD} (max) limit, then access time is controlled exclusively by t_{CAC}.
- 8 t_{RCD} (min) = t_{RAH} (min) + $2t_{T}$ (t_{T} = 5ns) + t_{ASC} (min).
- 9 Either t_{RRH} or t_{RCH} must be satisfied for a read cycle.
- twcs and t_{CWD} are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If twcs ≥ twcs (min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout entire cycle.
 - If $t_{CWD} \ge t_{CWD}$ (min) the cycle is a read-write cycle and data out will contain data read from the selected cell. If neither of the above sets of conditions is satisfied the condition of the data out is indeterminate.
- 11 Test mode cycle only.


























DESCRIPTION

Simple Timing Requirement

The MB 81256 has improved circuitry that eases timing requirements for high speed access operations. The MB 81256 can operate under the condition of t_{RCD} (max) = t_{CAC} thus providing optimal timing for address multiplexing. In addition, the MB 81256 has the minimal hold time of Address (t_{CAH}), WE (twch) and DIN (tph). The MB 81256 provides higher throughput in inter-leaved memory system applications. Fujitsu has made timing requirements that are referenced to RAS nonrestrictive and deleted them from the data sheet, these include tan, twon, tohn and tawo. As a result, the hold times of the Column Address, D_{IN} and WE as well as t_{CWD} (CAS to WE Delay) are not ristricted by tRCD.

Address Inputs:

A total of eighteen binary input address bits are required to decode any 1 of 262,144 cell locations within the MB 81256. Nine row-address bits are established on the input pins (An to A₈) and are latched with the Row Address Strobe (RAS). Nine columnaddress bits are established on the input pins and are latched with the Column Address Strobe (CAS), All row addresses must be stable on or before the falling edge of RAS, CAS is internally inhibited (or "gated") by RAS to permit triggering of CAS as soon as the Row Address Hold Time (t_{RAH}) specification has been satisfied and the address inputs have been changed from row-addresses to column-address.

Write Enable:

The read mode or write mode is selected with the WE input. A high on WE selects read mode; low selects write mode. The data input is disable when read mode is selected.

Data input:

Data is written into the MB 81256 during a write or read-write cycle. The later falling edge of WE or CAS is a strobe for the Data In (D_{IN}) register. In a write cycle, if WE is brought low before CAS, DIN is strobed by CAS, and the set-up and hold times are referenced to CAS. In a read-write cycle, WE can be delayed after CAS has been low and CAS to WE Delay Time (town) has been satisfied. Thus DIN is strobed by WE, and set-up and hold times are referenced to WE.

Data Output:

The output buffer is three-state TTL compatible with a fan-out of two standard TTL loads. Data out is the same polarity as data-in. The output is in a high impedance state until CAS is brought low. In a read cycle, or readwrite cycle, the output is valid after t_{RAC} from transition of \overline{RAS} when t_{RCD} (max) is satisfied, or after t_{CAC} from transition of CAS when the transition occurs after $t_{\mbox{\scriptsize RCD}}$ (max). Data remain valid until CAS is returned to a high level, In a write cycle the identical sequence occurs, but data is not valid

Fast Read-While-Write cycle

The MB 81256 has a fast read while write cycle which is achieved by precise control of the three-state output buffer as well as by the simplified timings described in the previous section. The output buffer is controlled by the state of WE when CAS goes low. When WE is low during CAS transition to low. the MB 81256 goes into the early write mode in which the output floats and the common I/O bus can be used on the system level. Whereas, when WE goes low after t_{CWD} following CAS transition to low, the MB 81256 goes into the delayed write mode. The output then contains the data from the cell selected and the data from DIN is written into the cell selected. Therefore, a very fast read write cycle is possible with the MB 81256.

Page Mode:

Page-mode operation permits strobing the row-address into the MB 81256 while maintaining RAS at a low throughout all successive memory operations in which the row-address doesn't change. Thus the power dissipated by the falling edge of RAS is saved. Access and cycle times are decreased because the time normally required to strobe a new row address is eliminated.

Refresh:

Refresh of the dynamic memory cells is accomplished by performing a memory cycle at each of the 256 row-addresses (An to A7) at least every 4ms. The MB 81256 offers the following 3 types of refresh.

RAS-only Refresh:

RAS-only refresh avoids any output during refresh because the output buffer is in the high impedance state unless CAS is brought low.

Strobing each of 256 row-addresses (An to A7) with RAS will cause all bits in each row to be refreshed. Further RAS-only refresh results in a substantial reduction in power dissipation. During RAS-only refresh cycle, either VIH or V_{II} is permitted to A_B.

CAS-before-RAS Refresh;

CAS-before-RAS refreshing available on the MB 81256 offers an alternate refresh method, If CAS is held "low" for the specified period (tFCS) before RAS goes to "low", on-chip refresh control clock generators and the refresh address counter are enabled, and an internal refresh operation takes place. After the refresh operation is performed, the refresh address counter is automatically incremented in preparation for the next CAS-before-RAS refresh operation.

Hidden Refresh:

A hidden refresh cycle may takes place while maintaining the latest valid data at the output by extending CAS active

For the MB 81256 a hidden refresh is a CAS-before-RAS refresh cycle. The internal refresh address counters provide the refresh addresses, as in a normal CAS-before-RAS refresh cycle.

CAS-before-RAS Refresh Counter Test Cycle:

A special timing sequence using CAS

before-RAS counter test cycle provides a convenient method of verifying the functionality of the CAS-before-RAS refresh activated circuitry.

After the CAS-befor-RAS refresh operation, if CAS goes to high and then goes to low again while RAS is held low, the read and write operations are enabled.

This is shown in the CAS-before-RAS counter test cycle timing diagram. A memory cell address (consisting of a row address (9 bits) and column address (9 bits) to be accessed can be defined as follows:

*A ROW ADDRESS - Bits Ao to A7

are defined by the refresh counter. The bit A₈ is set high internally.


*A COLUMN ADDRESS - All the bits A₀ to A₈ are defined by latching levels on Ao to As at the second falling edge of CAS.

Suggested CAS-before-RAS Counter Test Procedure

The timing as shown in the CAS-before-RAS Counter Test cycles is used for the following operations:

- (1) Initialize the internal refresh address counter by using eight CASbefore-RAS refresh cycles.
- (2) Throughout the test, use the same

- column address, and keep RA8 high.
- (3) Write "low" to all 256 row address on the same column address by using normal early write cycles.
- (4) Read "low" written in step 3) and check, and simultaneously write "high" to the same address by using internal refresh counter test readwrite cycles. This step is repeated 256 times, with the addresses being generated by internal refresh address counter.
- (5) Read "high" written in step 4) and check by using normal read cycle for all 256 locations.
- (6) Complement the test pattern and repeat step 3), 4) and 5).



TYPICAL CHARACTERISTICS CURVES

Fig. 3 - NORMALIZED ACCESS TIME




Fig. 4 - NORMALIZED ACCESS TIME




Fig. 5 - OPERATING CURRENT vs CYCLE RATE




Fig. 6 - OPERATING CURRENT




Fig. 7 -- OPERATING CURRENT VS AMBIENT TEMPERATURE




Fig. 8 - STANDBY CURRENT vs SUPPLY VOLTAGE




Fig. 9 — STANDBY CURRENT vs AMBIENT TEMPERATURE




Fig. 11 — REFRESH CURRENT 1




Fig. 13 — PAGE MODE CURRENT vs SUPPLY VOLTAGE




Fig. 10 - REFRESH CURRENT 1
vs CYCLE RATE




Fig. 12 - PAGE MODE CURRENT









Fig. 14 — REFRESH CURRENT 2
vs CYCLE RATE

















Fig. 21 — OUTPUT CURRENT vs OUTPUT VOLTAGE




Fig. 23 — CURRENT WAVEFORM DURING POWER UP




Fig. 22 — OUTPUT CURRENT vs OUTPUT VOLTAGE






Fig. 24 — SUBSTRATE VOLTAGE DURING POWER UP




T-46-23-15

MB81256-80


PACKAGE DIMENSIONS






F


PACKAGE DIMENSIONS






PACKAGE DIMENSIONS

(Suffix: -P)





PACKAGE DIMENSIONS

(Suffix: -PSZ)

