TOSHIBA CMOS DIGITAL INTEGRATED CIRCUIT SILICON MONOLITHIC

T6A40


ROW DRIVER FOR A DOT MATRIX LCD

The T6A40 is a 68-channel-output row driver for an STN dot matrix LCD. The T6A40 features -28 V LCD drive voltage. The T6A40 is able to drive LCD panels with a duty ratio of up to 1 / 240. It is recommended for use with the T6A39 / T6A39A.

: 68

Features

- Display duty application : to 1 / 240
- LCD drive signal
- Data transfer
- : 1-bit bidirectional (1) $068 \leftarrow 01$ (2) $068 \rightarrow 01$ (3) $O1 \rightarrow O34$, $O35 \leftarrow O68$
- LCD drive voltage
- : -8 to -28 V (max -30 V) : 4.5 to 5.5 V
- Operating voltage Operating temperature
- : -20 to 75°C
- LCD drive output resistance : 1.5 kΩ (max) (12.8 V, 1 / 9 bias) : Change on falling edge of LP
- LCD drive output timing



Weight QFP92P-1818-0.70B : 1.45 g (typ.) TQFP100-P-1414-0.50: 0.45 g (typ.)

000707EBA1

TOSHIBA is continually working to improve the quality and reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to comply with the standards of safety in making a safe design for the entire system, and to avoid situations in which a malfunction or failure of such TOSHIBA products could cause loss of human life, bodily injury or


amage to property. In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent TOSHIBA products specifications. Also, please keep in mind the precautions and conditions set forth in the "Handling Guide for Semiconductor Devices," or "TOSHIBA Semiconductor Reliability Handbook" etc.. The TOSHIBA products listed in this document are intended for usage in general electronics applications (computer, personal environment office equipment inductive are applications and conditions are applications are applications and computer, personal environment office equipment inductive are applications.

equipment, office equipment, measuring equipment are industrial robotics, domestic applications dominations (computer, personal neither intended nor warranted for usage in equipment that requires extraordinarily high quality and/or reliability or a malfunction or failure of which may cause loss of human life or bodily injury ("Unintended Usage"). Unintended Usage include atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, medical instruments, all types of safety devices, etc.. Unintended Usage of TOSHIBA products listed in this document shall be made at the customer's own risk.


The products described in this document are subject to the foreign exchange and foreign trade laws.
The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA CORPORATION for any infringements of intellectual property or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any intellectual property or other rights of TOSHIBA CORPORATION or otherwise under any intellectual property or other rights of TOSHIBA CORPORATION or otherwise under any intellectual property or other rights of TOSHIBA CORPORATION or otherwise under any intellectual property or other rights of TOSHIBA CORPORATION or otherwise under any intellectual property or other rights of TOSHIBA CORPORATION or otherwise under any intellectual property or other rights of TOSHIBA CORPORATION or otherwise under any intellectual property or other rights of TOSHIBA CORPORATION or otherwise under any intellectual property or other rights of TOSHIBA CORPORATION or otherwise under any intellectual property or other rights of TOSHIBA CORPORATION or otherwise under any intellectual property or other rights of TOSHIBA CORPORATION or otherwise under any intellectual property or other rights of TOSHIBA CORPORATION or otherwise under any intellectual property or other rights of TOSHIBA CORPORATION or otherwise under any intellectual property or other rights of TOSHIBA CORPORATION or otherwise under any intellectual property or other rights of TOSHIBA CORPORATION or otherwise under any intellectual property or other rights of TOSHIBA CORPORATION or otherwise under any intellectual property or other rights of TOSHIBA CORPORATION or otherwise under any intellectual property or other rights of TOSHIBA CORPORATION or otherwise under any intellectual property or other rights of TOSHIBA CORPORATION or otherwise under any intellectual property or otherwise under any intellectual property or otherwise under any others


The information contained herein is subject to change without notice.

Block Diagram



Pin Assignment





Pin Assignment

TQFP100-P-1414-0.50

		045	044	043	042	041	040	039	038	037	036	035	S	Ŋ	S	034	033	032	031	030	029	028	027	026	025	024			
	/	75	74	73	72	71	70	69	68	67	66	65	64	63	62	61	60	59	58	57	56	55	54	53	52	51	$\overline{\ }$		
046	76													1													50	Q23	1
047	77																										49	022	
048	78																										48	021	
049	79																										47	020	ł
050	80																										46	019	i
051	81																										45	018	i
052	82													ļ													44	017	,
053	83																										43	016	į
054	84																										42	O15	i
055	85													ļ													41	014	ļ
056	86													ì													40	013	;
NC	87												т 6	À	4	0											39	NC	
NC	88										_((СНІ	P٦	T O F	۷	IEV	V)										38	NC	
NC	89													1													37	NC	
057	90																										36	012	:
058	91													ļ													35	011	
059	92													i													34	010)
060	93																										33	09	
061	94																										32	08	
062	95													i													31	07	
063	96																										30	06	
064	97				1 PI	N IN	DEX																				29	05	
O65	98	1	イ	×										1													28	04	
066	99	-	\checkmark	\rightarrow	•									Ì													27	03	
067	100	1	\rightarrow																								26	02	
	\mathbf{i}	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25			
	_	068	D102	SCP	FR	NC	NC	T SW	Vss	DAUL	NC	DIR	NC		NC	V4	NC	11	V5	D101	NC	NC	NC	NC	NC	01			

Pin Functions


Pin Name	I / O	Functions	Level
O1 to O68	Output	Output for LCD drive signal	V_{DD} to V_{5}
DIO1, DIO2	I/O	Input / output for shift data	
LP	Input	(Shift Clock Pulse) Input for shift clock pulse	
FR	Input	(Frame) Input for frame signal	
DUAL	Input	(Dual Mode) Terminal for dual input mode or single input mode select	V_{DD} to V_{SS}
DIR	Input	(Direction) Input for data flow direction select	
TSW	Input	(Terminal Switch) When tied to V_{SS} : (O1 to O68) output on the rising edge of LP When tied to V_{DD} : (O1 to O68) output on the falling edge of LP	
V _{DD}	—	Power supply for internal logic (5 V)	
V _{SS}	—	Power supply for internal logic (0 V)	
V ₁	—	Power supply for LCD drive circuit	—
V4	—	Power supply for LCD drive circuit	
V ₅	—	Power supply for LCD drive circuit	

Relation Between FR, Data Input and Output Level

FR	Data Input (DIO1, DIO2)	Output Level
L	L	V ₁
L	Н	V ₅
Н	L	V ₄
Н	Н	V _{DD}

Data Input Format

DUAL			Data Input				
DUAL	DIR	Data	DIO 1	DIO 2			
V _{DD}	V _{DD}	01 ightarrow 034	IN	IN			
۷UU	vDD	O68 ightarrow O35					
V _{SS}	V _{DD}	$O1 \rightarrow O68$	IN	OUT			
V _{DD}	V_{SS}	O68 → O1	OUT	IN			
V _{SS}	V _{SS}	000 -> 01	001				



Absolute Maximum Ratings (Ensure that the Following Conditions are Maintained, $V_{DD} \ge V_1 \ge V_4 \ge V_5$, $V_{SS} = 0$ V)

Item	Symbol	Pin Name	Rating	Unit
Supply Voltage 1	V _{DD}	V _{DD}	-0.3 to 7.0	V
Supply Voltage 2	V ₁	V ₁	V _{DD} - 30.0 to V _{DD} + 0.3	V
Supply Voltage 3	V ₄	V ₄	V_{DD} – 30.0 to V_{DD} + 0.3	V
Supply Voltage 4	V5	V5	V _{DD} - 30.0 to V _{DD} + 0.3	V
Input Voltage	V _{IN}	(Note 1)	-0.3 to V _{DD} + 0.3	V
Operating Temperature	T _{opr}	_	-20 to 75	°C
Storage Temperature	T _{stg}	_	-55 to 125	°C

Note 1: FR, DIR, DIO1, DIO2, DUAL, TSW, LP

Electrical Characteristics DC Characteristics Test Conditions $\begin{pmatrix} Unless Otherwise Noted, V_{SS} = 0 \ V, V_{DD} = 4.5 \ V \ to 5.5 \ V, V_5 = (V_{DD} - 23) \ V \pm 10\%, \ Ta = -20 \ to 75^{\circ}C \end{pmatrix}$


lte	em	Symbol	Test Circuit	Test Co	Min	Тур.	Max	Unit	Pin Name		
Supply Voltage1		V _{DD}	_	-	4.5	5.0	5.5	V	V _{DD}		
Supply Vol	tage 2	V_5	_	-	-	V _{DD} -28	_	V _{DD} -8.0	V	V ₅	
Input	H Level	V _{IH}		(No	te 2)	V _{DD} -0.8	_	V _{DD}	V	FR, DIR, DIO1, DIO2,	
Voltage	L Level	V _{IL}		(Note 2)			_	0.8	v	DUAL, LP, TSW	
Output	H Level	V _{OH}		I _{OH} = −0.5 mA		V _{DD} -0.5	_	V _{DD}	V	DIO1, DIO2	
Voltage	L Level	V _{OL}		I _{OL} = 0.5 mA	Ι	_	0.5	-	2.0., 0.02		
	H Level	R _{OH}		$V_{OUT} = V_{DD} - 0$		_	1.2		O1 to O68		
Output Resis-	M Level	R _{OM}		$V_{OUT} = V_1 \pm 0.8$	_	_	1.2	kΩ			
tance		R _{OM}		$V_{OUT} = V_4 \pm 0.8$		_	1.2				
	L Level	R _{OL}		$V_{OUT} = V_5 + 0.5$		_	1.2				
Current Consumption		I _{SS}	_	$V_{DD} = 5.5 V$ $V_5 = -22.5 V$ $f_{FR} = 35.5 Hz$ $f_{LP} = 7.1 kHz$ O1 to O68: no load	Input Data: $f_{DIO} = 71 \text{ Hz}$ (Duty: 1 / 100) Input Voltage: $H = V_{DD}$ $L = V_{SS}$ (Note 3)	_	2.0	4.0	μA	V _{SS}	

Note 2: $R_L = 3 k\Omega$, $C_L = 1500 pF$

Note 3: $V_{DD} = 5.0 \text{ V}, V_5 = -7.8 \text{ V}, V_1 = V_{DD} - 1 / 9 (V_{DD} - V_5), V_4 = V_{DD} - 8 / 9 (V_{DD} - V_5)$

<u>TOSHIBA</u>

AC Characteristics




Test Conditions (V_{SS} = 0 V, V_{DD} = 4.5 to 5.5 V, V₅ = (V_{DD} - 23) V \pm 10%, Ta = -20 to 75°C)

Item	Symbol	Test Condition	Min	Max	Unit
SCP Pulse Width H	t _{CWH}	LP	30	_	ns
SCP Pulse Width L	t _{CWL}	LP	1	_	μs
Input Rise / Fall Time	t _r , t _f	LP, FR, DIO1, DIO2	—	50	ns
Data Set-up Time	t _{DSU}	DIO1, DIO2	30	_	ns
Data Hold Time	t _{DHD}	DIO1, DIO2	50	_	ns
Output Data Delay Time A	tpdA	DIO1, DIO2 (Note 4	80	_	ns
Output Data Delay Time B	tpdB	DIO1, DIO2 (Note 4	_	1	μs

Note 4: C_L = 10 pF


NOTE: Insert the bypass capacitor (0.1 $\mu F)$ between V_{DD} and V_{SS} to decrease power supply noise. Place the bypass capacitor as close to the LSI as possible.


Package Dimensions



Weight : 1.45 g (Typ.)

Package Dimensions





Weight : 0.45 g (Typ.)