- Independent Registers for A and B Buses
- Multiplexed Real-Time and Stored Data
- True Data Paths
- High-Current 3-State Outputs Can Drive up to 15 LSTTL Loads
- Package Options Include Plastic Small-Outline (DW) and Ceramic Flat (W) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (NT) and Ceramic (JT) 300-mil DIPs


description

The 'HC646 consist of bus-transceiver circuits with 3-state outputs, D-type flip-flops, and control circuitry arranged for multiplexed transmission of data directly from the input bus or from the internal registers. Data on the A or B bus is clocked into the registers on the low-to-high transition of the appropriate clock (CLKAB or CLKBA) input. Figure 1 illustrates the four fundamental busmanagement functions that can be performed with the 'HC646.


Output-enable (OE) and direction-control (DIR) inputs control the transceiver functions. In the transceiver mode, data present at the high-impedance port may be stored in either or both registers.

The select-control (SAB and SBA) inputs can multiplex stored and real-time (transparent mode) data. DIR determines which bus receives data when \overline{OE} is active (low). In the isolation mode (\overline{OE} high), A data may be stored in one register and/or B data may be stored in the other register.

SN54HC646 ... JT OR W PACKAGE SN74HC646 ... DW OR NT PACKAGE (TOP VIEW)



SN54HC646 . . . FK PACKAGE (TOP VIEW)



NC - No internal connection


When an output function is disabled, the input function is still enabled and can be used to store and transmit data. Only one of the two buses, A or B, may be driven at a time.

The SN54HC646 is characterized for operation over the full military temperature range of -55° C to 125° C. The SN74HC646 is characterized for operation from -40° C to 85° C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.





Pin numbers shown are for the DW, JT, NT, and W packages.

Figure 1. Bus-Management Functions




FUNCTION TABLE

		INP	UTS			DATA I/O		OPERATION OR FUNCTION
OE	DIR	CLKAB	CLKBA	SAB	SBA	A1-A8	B1-B8	OPERATION OR FUNCTION
Х	Х	1	Х	Х	Х	Input	Unspecified [†]	Store A, B unspecified [†]
Х	Х	Χ	↑	Χ	Χ	Unspecified [†]	Input	Store B, A unspecified [†]
Н	Х	1	↑	Х	Х	Input	Input	Store A and B data
Н	X	H or L	H or L	Χ	Χ	Input disabled	Input disabled	Isolation, hold storage
L	L	Х	Х	Х	L	Output	Input	Real-time B data to A bus
L	L	Χ	H or L	Χ	Н	Output	Input	Stored B data to A bus
L	Н	Х	Х	L	Х	Input	Output	Real-time A data to B bus
L	Н	H or L	Χ	Н	X	Input	Output	Stored A data to B bus

[†] The data-output functions can be enabled or disabled by various signals at OE and DIR. Data-input functions are always enabled; i.e., data at the bus terminals is stored on every low-to-high transition of the clock inputs.


logic symbol‡



[‡] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the DW, JT, NT, and W packages.



logic diagram (positive logic)



To Seven Other Channels

Pin numbers shown are for the DW, JT, NT, and W packages.

absolute maximum ratings over operating free-air temperature range†

Supply voltage range, V _{CC}	–0.5 V to 7 V
Input clamp current, I_{IK} ($V_I < 0$ or $V_I > V_{CC}$) (see Note 1)	±20 mA
Output clamp current, I _{OK} (V _O < 0 or V _O > V _{CC}) (see Note 1)	±20 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	±35 mA
Continuous current through V _{CC} or GND	±70 mA
Package thermal impedance, θ _{JA} (see Note 2): DW package	
NT package	67°C/W
Storage temperature range, T _{stg}	65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

^{2.} The package thermal impedance is calculated in accordance with JESD 51, except for through-hole packages, which use a trace length of zero.



NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

recommended operating conditions

			SN	SN54HC646			SN74HC646			
			MIN NOM MAX MIN NOM MA		MAX	VINIT				
Vcc	Supply voltage		2	5	6	2	5	6	V	
		V _{CC} = 2 V	1.5			1.5				
ViH	High-level input voltage	V _{CC} = 4.5 V	3.15			3.15			V	
		VCC = 6 V	4.2		'n	4.2				
		V _{CC} = 2 V	0	,	0.5	0		0.5		
VIL	Low-level input voltage	V _{CC} = 4.5 V	0	0	1.35	0		1.35	V	
		VCC = 6 V	0	6	1.8	0		1.8		
٧ı	Input voltage		0 4	5	VCC	0		VCC	V	
٧o	Output voltage		0)	VCC	0		VCC	V	
		V _{CC} = 2 V	0		1000	0		1000		
t _t	Input transition (rise and fall) time	$V_{CC} = 4.5 \text{ V}$	0		500	0		500	ns	
		V _{CC} = 6 V	0		400	0		400		
TA	Operating free-air temperature		-55		125	-40		85	°C	

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DAD	AMETER	TEST CONDITIONS		V	Т	A = 25°C	;	SN54H	IC646	SN74H	IC646	UNIT	
PAR	AWEIER	1251 00	CHOITIONS	vcc	MIN	TYP	MAX	MIN	MAX	MIN	0.1 0.1 0.1 0.33 0.33 ±1000 ±5 80	ONLI	
				2 V	1.9	1.998		1.9		1.9			
			I _{OH} = -20 μA	4.5 V	4.4	4.499		4.4		4.4			
Vон		VI = VIH or VIL		6 V	5.9	5.999		5.9		5.9		V	
			$I_{OH} = -6 \text{ mA}$	4.5 V	3.98	4.3		3.7	7	3.84			
			$I_{OH} = -7.8 \text{ mA}$	6 V	5.48	5.8		5.2	1/5/	5.34			
		VI = VIH or VIL	I _{OL} = 20 μA	2 V		0.002	0.1		0.1		0.1		
				4.5 V		0.001	0.1	4	0.1		0.1		
VOL				6 V		0.001	0.1	3,	0.1		0.1	V	
			I _{OL} = 6 mA	4.5 V		0.17	0.26	90	0.4		0.33		
			I _{OL} = 7.8 mA	6 V		0.15	0.26	b'd	0.4		0.33		
lį	Control inputs	VI = VCC or 0		6 V		±0.1	±100		±1000		±1000	nA	
loz	A or B	$V_O = V_{CC}$ or 0		6 V		±0.01	±0.5		±10		±5	μΑ	
ICC		$V_I = V_{CC}$ or 0,	IO = 0	6 V			8		160		80	μΑ	
Ci	Control inputs			2 V to 6 V		3	10		10		10	pF	

SN54HC646, SN74HC646 OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS

SCLS150B - DECEMBER 1982 - REVISED MAY 1997

timing requirements over recommended operating free-air temperature range (unless otherwise noted)

		V	T _A =	25°C	SN54H	IC646	SN74F	IC646	UNIT
		Vcc	MIN	MAX	MIN	MAX	MIN	MAX	UNII
fclock		2 V	0	6	0	4.3	0	5.5	
	Clock frequency	4.5 V	0	31	0	22	0	27	MHz
		6 V	0	36	0	25	0	31	
t _W	Pulse duration, CLKBA or CLKAB high or low	2 V	80		115	151	95		ns
		4.5 V	16		23	EL	19		
		6 V	14		20	2	16		
		2 V	100		150	,	125		ns
t _{su}	Setup time, A before CLKAB↑ or B before CLKBA↑	4.5 V	20		30		25		
			17		26		21		
		2 V	5		5		5		ns
th	Hold time, A after CLKAB↑ or B after CLKBA↑	4.5 V	5		5		5		
			5		5		5		



switching characteristics over recommended operating free-air temperature range, C_L = 50 pF (unless otherwise noted) (see Figure 2)

DADAMETED	FROM	то	Ι.,	Т,	Δ = 25°C	;	SN54F	IC646	SN74H	IC646	UNIT
PARAMETER	(INPUT)	(OUTPUT)	Vcc	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNII
			2 V	6	11		4.4		5.5		
f _{max}			4.5 V	31	54		22		27		MHz
			6 V	36	64		25		31	225 45 38 170 34 29 240 48 41 305 61 52 305 61 52 305 61 52 305 61 52	
			2 V		65	180		270		225	
	CLKBA or CLKAB	A or B	4.5 V		18	36		54		45	
			6 V		14	31		46		38	
			2 V		50	135		205		170	
t _{pd}	A or B	B or A	4.5 V		14	27		41		34	ns
			6 V		11	23		35		29	
			2 V		70	190		285		240	
	SBA or SAB†	A or B	4.5 V		20	38		57		48	
			6 V		16	32		48		41	
			2 V		85	245	4	370		305	ns
t _{en}	ŌĒ	A or B	4.5 V		25	49	2	74		61	
			6 V		20	42	0	63		52	
			2 V		85	245	Q	370		305	
^t dis	ŌĒ	A or B	4.5 V		25	49		74		61	ns
			6 V		20	42		63		45 38 170 34 29 240 48 41 305 61 52 305 61 52 305 61 52 305 61 61 62 61 61 61 61 61 61 61 61 61 61	
			2 V		80	245		370		305	
t _{en}	DIR	A or B	4.5 V		25	49		74		61	ns
			6 V		20	42		63		52	
			2 V		80	245		370		305	
^t dis	DIR	A or B	4.5 V		25	49		74			ns
			6 V		20	42		63		52	
			2 V		28	60		90			
t _t		Any	4.5 V		8	12		18			ns
			6 V		6	10		15		13	

[†] These parameters are measured with the internal output state of the storage register opposite that of the bus input.

SN54HC646, SN74HC646 OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS

SCLS150B - DECEMBER 1982 - REVISED MAY 1997

switching characteristics over recommended operating free-air temperature range, $C_L = 150 \text{ pF}$ (unless otherwise noted) (see Figure 2)


DADAMETED	FROM	то		T,	λ = 25°C	;	SN54F	IC646	SN74H	C646	UNIT
PARAMETER	(INPUT)	(OUTPUT)	VCC	MIN	TYP	MAX	MIN	MAX	MIN	MAX 330 66 57 280 56 49 345 69 60 410 82 71 410 82 71 265	UNII
			2 V		90	265		400		330	
	CLKBA or CLKAB	A or B	4.5 V		24	53		80		66	
			6 V		20	46		68		57	
			2 V		70	220		335		280	
t _{pd}	A or B	B or A	4.5 V		20	44		67		56	ns
			6 V		15	38		57		49	
			2 V		80	275		415		345	
	SBA or SAB†	A or B	4.5 V		24	55	4	83		69	ı
			6 V		20	47	Č,	70		60	
			2 V		113	330	70	500		410	
	ŌĒ	A or B	4.5 V		33	66	J. J.	100		82	
.			6 V		27	57	4	85		330 66 57 280 56 ns 49 345 69 60 410 82 71 410 82 71	
^t en			2 V		113	330		500		410	115
	DIR	A or B	4.5 V		33	66		100		82	
			6 V		27	57		85		71	
			2 V		45	210		315		265	
t _t		Any	4.5 V		17	42		63		53	ns
			6 V		13	36		53		43	

[†] These parameters are measured with the internal output state of the storage register opposite that of the bus input.


operating characteristics, $T_A = 25^{\circ}C$


	PARAMETER	TEST CONDITIONS	TYP	UNIT
C _{pd}	Power dissipation capacitance	No load	50	pF

PARAMETER MEASUREMENT INFORMATION





PARAMETER C_L S1 S2 50 pF Open Closed ^tPZH 1 kO or ten Closed **tPZL** 150 pF Open Open Closed ^tPHZ 50 pF 1 $k\Omega$ tdis Closed Open **tPLZ** 50 pF or Open Open tpd or tt 150 pF





VOLTAGE WAVEFORMS
SETUP AND HOLD AND INPUT RISE AND FALL TIMES





VOLTAGE WAVEFORMS
PROPAGATION DELAY AND OUTPUT TRANSITION TIMES

VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES FOR 3-STATE OUTPUTS

NOTES: A. C_L includes probe and test-fixture capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, $Z_O = 50 \Omega$, $t_f = 6$ ns, $t_f = 6$ ns.
- D. For clock inputs, f_{max} is measured when the input duty cycle is 50%.
- E. The outputs are measured one at a time with one input transition per measurement.
- F. tpLz and tpHz are the same as tdis.
- G. tpZL and tpZH are the same as ten.
- H. tpLH and tpHL are the same as tpd.

Figure 2. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated