### **MOS Memories**

mp\$1256

## **FUJITSU**

## MB81257-10, MB81257-12, MB81257-15

NMOS 262,144-Bit Dynamic Random Access Memory With Nibble Mode

#### Description

The Fujitsu MB81257 is a fully decoded, dynamic NMOS random access memory organized as 262,144 one-bit words. The design is optimized for high speed, high performance applications such as mainframe memory, buffer memory, peripheral storage and environments where low power dissipation and compact layout are required.

The MB81257 features "nibble mode" which allows high speed serial access of up to four bits of data. Additionally, the MB81257 offers new functional enhancements that make it more versatile than previous dynamic RAMs. "CAS-before-RAS" refresh provides an on-chip refresh capability that is an upward compatible version of the MB8266A. Multiplexed row and column address inputs permit the MB81257 to be housed in a Jedec standard 16-pin dual inline package and 18-pad LCC.


The MB81257 is fabricated using silicon gate NMOS and Fujitsu's advanced Triple-layer Polysilicon process. This process, coupled with single transistor memory storage cells, permits maximum circuit density and minimal chip size. Dynamic circuitry is used in the design, including dynamic sense amplifiers.


Clock timing requirements are noncritical, and the power supply tolerance is very wide. All inputs are TTL compatible.

#### Features


- 262,144 x 1-bit organization
- Row Access Time/Cycle Time: MB81257-10 100 ns Max/ 210 ns Min.
  - MB81257-12 120 ns Max/ 230 ns Min. MB81257-15 150 ns Max/ 260 ns Min.
- Low Power Dissipation: 314 mW max. (t<sub>RC</sub> = 260 ns) 25 mW (Standby)
- +5V supply voltage, ±10% tolerance
- All inputs TTL compatible, low capacitive load
- Three-state TTL compatible output
- Common I/O capability using "Early Write" operation
- On-chip substrate bias generator

- Nibble mode capability for faster access
- Fast Read-Write Cycle, TRWC = TRC
- t<sub>AR</sub> t<sub>WCR</sub>, t<sub>DHR</sub>, t<sub>RWD</sub> eliminated CAS-before-RAS on chip
- refresh
  Hidden CAS before-RAS onchip refresh
- RAS-only refresh
- Refresh 4 ms/256 cycles
- Output unlatched at cycle end allows two dimensional chip select
- On-chip Address and Data-in latches
- Industry standard 16-pin package






Plastic Package DIP-16P-MQ3



Ceremic LCC LCC-18C-F04

# MB81257 Block Diagram and Pin Assignments



# Absolute Maximum Ratings (See Note)

| Rating   |                   | Symbol   | Value                      | Uni     |  |
|--|-------------------|--|----------------------------|---------|--|
| Voltage on Any Pin relative to V <sub>SS</sub> Operating Temperature (ambient) |                   | V <sub>IN</sub> , V <sub>OUT</sub> , V <sub>CC</sub> | -1.0 to 7.0                | v<br>°C |  |
|  |                   | Top  | 0 to 70                    |         |  |
| Storage Temperature  | Cerdip<br>Plastic | T <sub>STG</sub>                                     | -55 to +150<br>-55 to +125 | °C      |  |
| Power Dissipation  |                   | Po   | 1.0                        | W       |  |
| Short Circuit Output Current   |                   | los  | 50                         | mA      |  |

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operations sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.

01

| <b>Recommended Operating</b>     |
|----------------------------------|
| Conditions                       |
| (Referenced to V <sub>SS</sub> ) |

|                               |                 | Value | •   |     |      | ~~                    |
|-------------------------------|-----------------|-------|-----|-----|------|-----------------------|
| Parameter                     | Symbol          | Min   | Тур | Max | Unit | Operating Temperature |
| Supply Voltage                | V <sub>CC</sub> | 4.5   | 5.0 | 5.5 | У    |                       |
| Supply Voltage                | Vss             | 0     | 0   | σ   | V    | 0°C to +70°C ambient  |
| Input High Voltage All Inputs | V <sub>IH</sub> | 2.4   | ~   | 6.5 | V    |                       |
| Input Low Voltage All Inputs  | V <sub>IL</sub> | -1.0  |     | 0.8 | ٧    |                       |

FUJITSU

R 2

Capacitance (T<sub>A</sub> = 25 °C)

|  |                  | Value |     |     |      |  |
|--|------------------|-------|-----|-----|------|--|
| Parameter  | Symbol           | Min   | Тур | Max | Unit |  |
| Input Capacitance A <sub>0</sub> to A <sub>8</sub> , D | C <sub>IN1</sub> |       |     | 7   | pF   |  |
| Input Capacitance RAS, CAS and W                       | C <sub>IN2</sub> |       |     | 10  | pF   |  |
| Output Capacitance Q                                   | C <sub>OUT</sub> |       |     | 7   | pF   |  |

**DC Characteristics** (Recommended operating conditions unless otherwise noted.)

| _  |                  | MB8125 |     | MB8125      |     | MB8125 |     | R9   |
|--|------------------|--------|-----|-------------|-----|--------|-----|------|
| Parameter  | Symbol           | Min    | Max | Min         | Max | Min    | Max | Unit |
| OPERATING CURRENT*  Average Power Supply Current (RAS, CAS cycling; t <sub>RC</sub> = Min.)  | I <sub>CC1</sub> | -      | 70  | _           | 65  | _      | 57  | mA   |
| STANDBY CURRENT<br>Power Supply Current<br>(RAS/CAS = V <sub>IH</sub> )  | I <sub>CC2</sub> | _      | 4.5 |             | 4.5 |        | 4.5 | mA   |
| REFRESH CURRENT 1* Average Power Supply Current (RAS cycling, CAS = V <sub>IH</sub> ; t <sub>RC</sub> = Min.)                                  | I <sub>CC3</sub> | _      | 60  |             | 55  | _      | 50  | mA   |
| NIBBLE MODE CURRENT*  Average Power Supply Current  (RAS = V <sub>IL</sub> , CAS cycling; t <sub>NC</sub> = Min.)                              | I <sub>CC4</sub> | _      | 22  |             | 20  |        | 18  | mA   |
| REFRESH CURRENT 2*  Average Power Supply Current (CAS before RAS; t <sub>BC</sub> = Min.)  | I <sub>CC5</sub> | _      | 65  | _           | 60  |        | 55  | mA   |
| INPUT LEAKAGE CURRENT<br>Any Input, $(V_{IN} = 0V \text{ to } 5.5V,$<br>$V_{CC} = 5.5V,$ $V_{SS} = 0V,$<br>all other pins not under test = 0V) | I <sub>IL</sub>  | -10    | 10  | - 10        | 10  | -10    | 10  | μΑ   |
| OUTPUT LEAKAGE CURRENT (Data is disabled, V <sub>OUT</sub> = 0V to 5.5V)   | l <sub>OL</sub>  | 10     | 10  | <b>– 10</b> | 10  | - 10   | 10  | μΑ   |
| OUTPUT LEVEL Output Low Voltage (I <sub>OL</sub> = 4.2 mA)   | V <sub>OL</sub>  | _      | 0.4 |             | 0.4 | _      | 0.4 | ٧    |
| OUTPUT LEVEL Output High Voltage (I <sub>OH</sub> = -5.0 mA)   | V <sub>OH</sub>  | 2.4    |     | 2.4         | _   | 2.4    | _   | ٧    |

Note\*: I<sub>CC</sub> is dependent on output loading and cycle rates. Specified values are obtained with the output open.

AC Characteristics (Recommended operating conditions unless otherwise noted.)

|   |              | Symbol             |           | MB81257-10   |              | MB81257-12 |        | MB81257-15 |        |      |
|---|--------------|--------------------|-----------|--------------|--------------|------------|--------|------------|--------|------|
| Parameter   | Hotes        | Alternate          | *Standard | Min          | Max          | Min        | Max    | Min        | Max    | Unit |
| Time between Refresh                                |              | taer               | TRVRV     |              | 4            |            | 4      | _          | 4      | ms   |
| Random Read/Write Cycle Time                        |              | t <sub>RC</sub>    | TRELREL   | 210          |              | 230        | _      | 260        |        | ns   |
| Read-Write Cycle Time                               |              | t <sub>RWC</sub>   | TRELREL   | 210          |              | 230        | _      | 260        |        | ns   |
| Access Time from RAS                                | (4), (6)     | tRAC               | TRELQV    |              | 100          | _          | 120    |            | 150    | ns   |
| Access Time from CAS                                | (5), (6)     | tCAC               | TCELQV    | _            | 50           |            | 60     |            | 75     | ns   |
| Output Buffer Turn off Delay                        |              | toff               | TCEHQZ    | 0            | 25           | 0          | 25     | 0          | 30     | ns   |
| Transition Time                                     |              | t <sub>T</sub>     | TT        | 3            | 50           | 3          | 50     | 3          | 50     | ns   |
| RAS Precharge Time                                  |              | t <sub>RP</sub>    | TREHREL   | 90           |              | 100        |        | 100        |        | ns   |
| RAS Pulse Width                                     |              | t <sub>RAS</sub>   | TRELREH   | 110          | 100000       | 120        | 100000 | 150        | 100000 | ns   |
| RAS Hold Time                                       |              | t <sub>RSH</sub>   | TCELREH   | 60           |              | 60         | _      | 75         |        | ns   |
| CAS Pulse Width                                     |              | t <sub>CAS</sub>   | TCELCEH   | 60           | 100000       | 60         | 100000 | 75         | 100000 | ns   |
| CAS Hold Time                                       |              | t <sub>CSH</sub>   | TRELCEH   | 110          |              | 120        | _      | 150        |        | ns   |
| RAS to CAS Delay Time                               | (4), (7)     | t <sub>RCD</sub>   | TRELCEL   | 20           | 50           | 22         | 60     | 25         | 75     | ns   |
| CAS to RAS Set Up Time                              | 1 - 1, 1 - 1 | t <sub>CRS</sub>   | TCEHREL   | 15           |              | 20         |        | 20         |        | ns   |
| Row Address Set Up Time                             |              | tase               | TAVREL    | 0            | <del>-</del> | 0          |        | 0          |        | ns   |
| Row Address Hold Time                               |              | t <sub>RAH</sub>   | TRELAX    | 10           |              | 12         |        | 15         |        | ns   |
| Column Address Set Up Time                          |              | tasc               | TAVCEL    | 0            |              | 0          |        | 0          |        | ns   |
| Column Address Hold Time                            |              | t <sub>CAH</sub>   | TCELAX    | 15           |              | 20         |        | 25         |        | ns   |
| Read Command Set Up Time                            |              | t <sub>RCS</sub>   | TWHCEL    | 0            |              | 0          |        | 0          |        | ns   |
| Read Command Hold Time Referenced to CA             | Š (10)       | t <sub>RCH</sub>   | TCEHWX    | 0            |              | 0          |        | 0          |        | ns   |
| Read Command Hold Time Referenced to RA             | <u> </u>     | t <sub>BBH</sub>   | TREHWX    | 20           |              | 20         |        | 20         | ·      | ns   |
| Write Command Set Up Time                           | (8)          | twcs               | TWLCEL    | 0            |              | 0          |        | 0          |        | ns   |
| Write Command Pulse Width                           |              | t <sub>WP</sub>    | TWLWH     | 15           |              | 20         |        | 25         |        | ns   |
| Write Command Hold Time                             |              | twch               | TCELWH    | 15           |              | 20         |        | 25         |        | ns   |
| Write Command to RAS Lead Time                      |              | t <sub>RWL</sub>   | TWLREH    | 40           |              | 50         |        | 60         |        | ns   |
| Write Command to CAS Lead Time                      |              | towL               | TWLCEH    | 20           |              | 30         |        | 40         |        | ns   |
| Data In Set Up Time                                 |              | tos                | TDVCEL    | 0            |              | 0          |        | 0          |        | ns   |
| Data In Hold Time                                   |              | t <sub>DH</sub>    | TCELDX    | 15           | _            | 20         |        | 25         | _      | ns   |
| CAS to W Delay                                      | (8)          | tcwp               | TCELWL    | 15           |              | 20         |        | 25         |        | ns   |
| Refresh Set Up Time for CAS Referenced to           |              | t <sub>FCS</sub>   | TCELREL   | 20           |              | 25         |        | 30         |        | ns   |
| Refresh Hold Time for CAS Referenced to R           |              | t <sub>FCH</sub>   | TRELCEX   | 20           |              | 25         |        | 30         |        | ns   |
| Nibble Mode Read-Write Cycle Time                   |              | t <sub>NRWC</sub>  | TCEHCEH   | 50           |              | 65         |        | 80         |        | ns   |
| Nibble Mode Read/Write Cycle Time                   |              | t <sub>NC</sub>    | TCEHCEH   | 50           |              | 65         |        | 80         |        | ns   |
| Nibble Mode Access Time                             |              | t <sub>NCAC</sub>  | TCELQV    | <del>-</del> | 20           |            | 30     |            | 40     | ns   |
| Nibble Mode CAS Pulse Width                         |              | t <sub>NCAS</sub>  | TCELCEH   | 20           |              | 30         |        | 40         |        | ns   |
| Nibble Mode CAS Precharge Time                      |              | t <sub>NCP</sub>   | TCEHCEL   | 20           |              | 25         |        | 30         |        | ns   |
| Nibble Mode Read RAS Hold Time                      |              | t <sub>NRRSH</sub> | TCELREH   | 20           |              | 30         |        | 40         | _      | ns   |
| Nibble Mode CAS Hold Time Referenced to             | RAS          | t <sub>BNH</sub>   | TREHCEL   | 20           |              | 20         |        | 20         |        | ns   |
| Nibble Mode Write RAS Hold Time                     |              | t <sub>NWRSH</sub> | TCELREH   | 40           |              | 50         |        | 60         |        | ns   |
| Refresh Counter Test Cycle Time                     | (9)          | t <sub>RTC</sub>   | TRELREL   | 330          |              | 375        |        | 430        |        | ns   |
| Refresh Counter Test CAS Precharge Time             | (9)          | t <sub>CPT</sub>   | TCEHCEL   | 50           |              | 60         | _      | 70         |        | ns   |
| Refresh Counter Test RAS Pulse Width                | (9)          | t <sub>TRAS</sub>  | TRELREH   | 230          | 10000        | 265        | 10000  | 320        | 10000  | ns   |
| RAS Precharge to CAS Active Time                    | (0)          | t <sub>RPC</sub>   | TREHCEL   | 20           |              | 20         |        | 20         |        | ns   |
| CAS Precharge Time for CAS before RAS Refresh Cycle |              | t <sub>CPR</sub>   | TCEHCEL   | 20           | <del></del>  | 25         |        | 30         | _      | ns   |
|   |              |                    |           |              |              |            |        |            |        |      |

See Notes on following page.

<sup>\*</sup>These symbols are described in IEEE STD, 662-1980: IEEE Standard terminology for semiconductor memory.

#### **AC Characteristics**

#### Notes:

- An initial pause of 200µs is required after power up, followed by any 8 RAS cycles, before proper device operation is achieved. If the internal refresh counter is to be effective, a minimum of 8 CAS before RAS refresh initialization cycles are required.
- 2. AC characteristics assume  $t_T = 5$ ns.
- 3.  $V_{IH}$  (Min.) and  $V_{IL}$  (Max.) are reference levels for measuring timing of input signals. Also, transition times are measured between  $V_{IH}$  and  $V_{IL}$ .
- 4.  $t_{RCD}$  is specified as a reference point only. If  $t_{RCD} \le t_{RCD}$  (Max.) the specified maximum value of  $t_{RCD}$  (Max.) can be met. If  $t_{RCD} > t_{RCD}$  (Max.) then  $t_{RAC}$  is increased by the amount that  $t_{RCD}$  exceeds  $t_{RCD}$  (Max.).
- Assumes that t<sub>RCD</sub> > t<sub>RCD</sub> (Max.).


- Measured with a load equivalent to 2 TTL loads and 100pF.
- 7.  $t_{RCD}$  (Min.) =  $t_{RAH}$  (Min.) +  $2t_T + t_{ASC}$  (Min.).
- 8. t<sub>WCS</sub> and t<sub>CWD</sub> are non restrictive operating parameters, and are included in the data sheet as electrical characteristics only. If t<sub>WCS</sub> > t<sub>WCS</sub> (Min.), the cycle is an early write cycle, and the data out pin will remain open circuit (High Impedance) throughout the entire cycle.

If  $t_{\text{CWD}} > t_{\text{CWD}}$  (Min.), the cycle is a readwrite cycle and data out will contain data read from the selected cell. If neither of the above sets of conditions is satisfied, the condition of the data out is indeterminate.


- 9. Test mode cycle only.
- Either t<sub>RCH</sub> or t<sub>RRH</sub> must be satisfied for a read cycle.

#### **Timing Diagrams**


#### **Read Cycle**




#### Write Cycle (Early Write)




#### Read-Write/Read-Modify-Write Cycle




# "RAS-Only" Refresh Cycle NOTE: CAS = V<sub>IH</sub>, W, D = Don't Care




#### Hidden Refresh Cycle




# "CAS-Before-RAS" Refresh Cycle NOTE: Address, W, D = Don't Care



#### Nibble Mode Read Cycle




#### Nibble Mode Write Cycle




Don't Care

#### Nibbie Mode Read-Write Cycle



#### "CAS-Before-RAS" Refresh Counter Test Cycle



#### Description

Simplified Timing Requirement The MB81257 has improved circuitry that eases timing requirements for high speed access operations. The MB81257 can operate under the condition of  $t_{RCD}$  (max) =  $t_{CAC}$ , thus providing optimal timing for address multiplexing. In addition, the MB81257 has minimal hold times for Addresses (t<sub>CAH</sub>), Write-Enable (t<sub>WCH</sub>) and Data-in (t<sub>DH</sub>). The MB81257 provides higher throughput in interleaved memory system applications. Fujitsu has made the timing requirements that are referenced to RAS non-restrictive and deleted them from the data sheet. These include tAR, tWCR, t<sub>DHR</sub> and t<sub>RWD</sub>. As a result, the hold times of the Column Address, Dand Was well as town (CAS to W Delay) are not restricted by t<sub>RCD</sub>.

Fast Read-Write Cycle

The MB81257 has a fast readmodify-write cycle which is achieved by precise control of the three-state output buffer as well as by the simplified timings described in the previous section. The output buffer is controlled by the state of W when CAS goes "low". When W is "low" during a CAS transition to "low", the MB81257 goes into the early write mode in which the output floats and the common I/O bus can be used on the system level. When W goes "low", after t<sub>CWD</sub> following a CAS transition to "low", the MB81257 goes into the delayed write mode. The output then contains the data from the cell selected and the data from D is written into the cell selected. Therefore, a very fast read-write cycle ( $t_{RWC} = t_{RC}$ ) is possible with the MB81257.

#### **Address Inputs**

A total of eighteen binary input

address bits are required to decode any 1 of 262,144 cell locations within the MB81257. Nine row address bits are established on the input pins (An through As) and are latched with the Row Address Strobe (RAS). Nine column address bits are established on the input pins and latched with the Column Address Strobe (CAS). All input addresses must be stable on or before the falling edge of RAS. CAS is internally inhibited (or "gated") by RAS to permit triggering of CAS as soon as the Row Address Hold/Time (t<sub>RAH</sub>) specification has been satisfied and the address inputs have been changed from row addresses to column addresses.

#### Write Enable

The read or write mode is selected with the  $\overline{W}$  input. A logic "high" on  $\overline{W}$  dictates read mode. A logic "low" dictates write mode. The data input is disabled when the read mode is selected.

#### Data Input

Data is written into the MB81257 during a write or readwrite cycle. The last falling edge of  $\overline{W}$  or  $\overline{CAS}$  is a strobe for the Data-in (D) register. In a write cycle, if  $\overline{W}$  is brought "low" (write mode) before  $\overline{CAS}$ , D is strobed by  $\overline{CAS}$ , and the set-up and hold times are referenced to  $\overline{CAS}$ . In a readwrite cycle,  $\overline{W}$  will be delayed until  $\overline{CAS}$  has made its negative transition. Thus D is strobed by  $\overline{W}$ , and set-up and hold times are referenced to  $\overline{W}$ .

#### Data Output

The output buffer is three-state TTL compatible with a fan-out of two standard TTL loads. Data out is the same polarity as data in. The output is in a high

impedance state until CAS is brought "low". In a read cycle, or a read-write cycle, the output is valid after t<sub>RAC</sub> from transition of RAS when t<sub>RCD(max)</sub> is satisfied, or after t<sub>CAC</sub> from transition of CAS when the transition occurs after t<sub>RCD(max)</sub>. Data remains valid until CAS is returned to "high". In a write cycle, the identical sequence occurs, but data is not valid.

#### Nibble Mode

Nibble mode allows high speed serial read, write or readmodify-write access of 2, 3 or 4 bits of data. The bits of data that may be accessed during nibble mode are determined by the 8 row addresses and the 8 column addresses. The 2 bits of addresses (CA8, RA8) are used to select 1 of the 4 nibble bits for initial access. After the first bit is accessed by the normal mode, the remaining nibble bits may be accessed by toggling CAS "high" then "low" while RAS remains "low". Toggling CAS causes RA<sub>8</sub> and CA<sub>8</sub> to be incremented internally while all other address bits are held constant and makes the next nibble bit available for access. (See table | below).

If more than 4 bits are accessed during nibble mode, the address sequence will begin to repeat. If any bit is written during nibble mode, the new data will be read on any subsequent access. If the write operation is executed again on subsequent access, the new data will be written into the selected cell location.

In nibble mode, the three-state control of the D<sub>OUT</sub> pin is determined by the first normal access cycle.

The data output is controlled

#### Table 1 Nibble Mode Address Sequence Example

| Sequence                 | Nibbie<br>Bit | RA, | Row Address | CA <sub>8</sub> | Column Address | Comments             |
|--------------------------|---------------|-----|-------------|-----------------|----------------|----------------------|
| RAS/CAS (normal mode)    | 1             | 0   | 10101010    | 0               | 10101010       | input addresses      |
| toggle CAS (nibble mode) | 2             | 1   | 10101010    | 0               | 10101010       |                      |
| toggle CAS (nibble mode) | 3             | 0   | 10101010    | 1               | 10101010       | generated internally |
| toggle CAS (nibble mode) | 4             | 1   | 10101010    | 1               | 10101010       |                      |
| toggle CAS (nibble mode) | 1             | 0   | 10101010    | 0               | 10101010       | sequence repeats     |

#### **Description**, continued

only by the W state referenced at the CAS negative transition of the normal cycle (first nibble bit). That is, when twcs > twcs(min.) is met, the data output will remain open circuit throughout the succeeding nibble cycle regardless of the W state. When t<sub>CWD</sub> > t<sub>CWD</sub>(min.) is met, the data output will contain data from the cell selected during the succeeding nibble cycle regardless of the W state. The write operation is done during the period in which the W and CAS clocks are low. Therefore, the write operation can be performed bit by bit during each nibble operation regardless of the timing conditions of W (twcs and tcwb) during the normal cycle (first nibble bit). (See table II and Figure 2 below).

#### RAS-Only Refresh

Refresh of dynamic memory cells is accomplished by performing a memory cycle at each of the 256 row-adresses  $(A_0 \sim A_7)$  at least every 4 ms. RAS-only refresh avoids any output during refresh because the output buffer is in the high impedance state unless CAS is brought "low". Strobing each of the 256 row-addresses  $(A_0 \sim A_7)$  with RAS will cause all bits in each row to be refreshed. RAS-only refresh results in a substantial reduction in power dissipation.

#### CAS-before-RAS Refresh

CAS-before-RAS refreshing available on the MB81257 offers an alternate refresh method. If CAS is held "low" for the specified period (f<sub>FCS</sub>) before RAS goes to "low", on-chip refresh control clock generators and the refresh address counter are enabled, and an internal refresh operation takes place.

After the refresh operation is performed, the refresh address counter is automatically incremented in preparation for the next CAS-before-RAS refresh operation.

#### Hidden Refresh

A hidden refresh cycle may take place while maintaining the latest valid data at the output by extending the CAS active time. For the MB81257, a hidden refresh cycle is a CAS-before-RAS refresh cycle. The internal refresh address counter provides the refresh addresses as in a normal CAS-before-RAS refresh cycle.

#### CAS-before-RAS Refresh Counter Test Cycle

A special timing sequence using the CAS-before RAS counter test cycle provides a convenient method of verifying the functionality of the CAS-before RAS refresh activated circuitry.

After the CAS-before AS refresh operation, if CAS goes to "high" and then goes to "low" again while AS is held "low", the read and write operation are enabled.

This is shown in the CASbefore RAS counter test cycle timing diagram. A memory cell can be addressed with 9 row address bits and 9 column address bits defined as follows:

#### A ROW ADDRESS Bits A<sub>0</sub> through A<sub>7</sub> are defined

Bits  $A_0$  through  $A_7$  are defined by the refresh counter. The other bit  $A_8$  is set "high" internally.

# A COLUMN ADDRESS All the bits A<sub>0</sub> through A<sub>8</sub> are defined by latching levels on A<sub>0</sub> through A<sub>8</sub> at the second falling edge of CAS.


#### Suggested CAS-before-RAS Counter Test Procedure

The timing, as shown in the CAS-before-RAS Counter Test Cycle, is used for all the following operations:

- (1). Initialize the internal refresh counter. For this operation, 8 cycles are required.
- (2). Write a test pattern of "low"s into memory cells at a single column address and 256 row address.
- (3). Using a read-modify-write cycle, read the "low" writen at the last operation (Step (2)) and write a new "high" in the same cycle. This cycle is repeated 256 times, and "high"s are written into the 256 memory cells.
- (4). Read the "high"s written at the last operation (Step 3).
- (5). Complement the test pattern and repeat steps (2), (3) and (4).

#### Figure 2 Nibble Mode

1) In this case the first nibble cycle is an Early Write cycle.



2) In this case the first nibble cycle is a delayed write (Read-Write) cycle.




Table 2 Functional Truth Table

| RAS | CAS | WE         | DiN        | Dout       | Read | Write | Refresh | Note  |
|-----|-----|------------|------------|------------|------|-------|---------|---|
| Н   | н   | Don't Care | Don't Care | High-Z     | No   | No    | No      | Standby.  |
| L   | L   | н          | Don't Care | Valid Data | Yes  | No    | Yes     | Read.   |
| L   | L   |            | Valid Data | High-Z     | No   | Yes   | Yes     | Early Write t <sub>WCS</sub> ≥ t <sub>WCS</sub> (min).  |
| L   | L   | L          | Valid Data | Valid Data | Yes  | Yes   | Yes     | Delayed Write or Read-Write t <sub>CWD</sub> ≥ t <sub>CWD</sub> (min).                          |
| L   | Н   | Don't Care | Don't Care | High-Z     | No   | No    | Yes     | RAS Only Refresh.   |
| L   | L   | Don't Care | Don't Care | Valid Data | No   | No    | Yes     | CAS-before-RAS Refresh. Valid<br>data selected at previous Read<br>or Read-Write cycle is held. |
| н   | L   | Don't Care | Don't Care | High-Z     | No   | No    | No      | CAS disturb.  |

**FUJITSU**