## FLASH MEMORY

CMOS

 $4M (512K \times 8/256K \times 16)$ 

# MBM29F400TA-70/-90/-12/MBM29F400BA-70/-90/-12

#### **■ FEATURES**

· Single 5.0 V read, write, and erase

Minimizes system level power requirements

Compatible with JEDEC-standard commands

Uses same software commands as E2PROMs

Compatible with JEDEC-standard world-wide pinouts

48-pin TSOP (Package suffix: PFTN-Normal Bend Type, PFTR-Reversed Bend Type) 44-pin SOP (Package suffix: PF)

- · Minimum 100,000 write/erase cycles
- · High performance

70 ns maximum access time

Sector erase architecture

One 16K byte, two 8K bytes, one 32K byte, and seven 64K bytes.

Any combination of sectors can be concurrently erased. Also supports full chip erase.

· Boot Code Sector Architecture

T = Top sector

B = Bottom sector

Embedded Erase™ Algorithms

Automatically pre-programs and erases the chip or any sector

Embedded Program™ Algorithms

Automatically writes and verifies data at specified address

- Data Polling and Toggle Bit feature for detection of program or erase cycle completion
- Low Vcc write inhibit ≤ 3.2 V
- Hardware RESET pin

Resets internal state machine to the read mode

· Sector protection

Hardware method disables any combination of sectors from write or erase operations


Temporary sector unprotection

Hardware method enable temporarily any combination of sectors from write or erase operations.

Erase Suspend/Resume

Suspends the erase operation to allow a read in another sector within the same device

## **■ PACKAGE**



#### **■** GENERAL DESCRIPTION

The MBM29F400TA/BA is a 4M-bit, 5.0 V-only Flash memory organized as 512K bytes of 8 bits each or 256K words of 16 bits each. The MBM29F400TA/BA is offered in a 48-pin TSOP and 44-pin SOP packages. This device is designed to be programmed in-system with the standard system 5.0 V Vcc supply. A 12.0 V VPP is not required for write or erase operations. The device can also be reprogrammed in standard EPROM programmers. The MBM29F400TA/BA is erased when shipped from the factory.

The standard MBM29F400TA/BA offers access times between 70 ns and 120 ns, allowing operation of high-speed microprocessors without wait states. To eliminate bus contention the device has separate chip enable ( $\overline{\text{CE}}$ ), write enable ( $\overline{\text{WE}}$ ) and output enable ( $\overline{\text{OE}}$ ) controls.

The MBM29F400TA/BA is pin and command set compatible with JEDEC standard 4M-bit E²PROMs. Commands are written to the command register using standard microprocessor write timings. Register contents serve as input to an internal state-machine which controls the erase and programming circuitry. Write cycles also internally latch addresses and data needed for the programming and erase operations. Reading data out of the device is similar to reading from 12.0 V Flash or EPROM devices.

The MBM29F400TA/BA is programmed by executing the program command sequence. This will invoke the Embedded Program Algorithm which is an internal algorithm that automatically times the program pulse widths and verifies proper cell margin. Typically, each sector can be programmed and verified in less than 0.5 seconds. Erase is accomplished by executing the erase command sequence. This will invoke the Embedded Erase Algorithm which is an internal algorithm that automatically preprograms the array if it is not already programmed before executing the erase operation. During erase, the device automatically times the erase pulse widths and verifies proper cell margin.

The entire chip or any individual sector is typically erased and verified in 1.0 seconds. (If already completely preprogrammed.)

A sector erase architecture. The sector mode allows each sector to be erased and reprogrammed without affecting other sectors.

The device features single 5.0 V power supply operation for both read and write functions. Internally generated and regulated voltages are provided for the program and erase operations. A low  $V_{CC}$  detector automatically inhibits write operations on the loss of power. The end of program or erase is detected by  $\overline{Data}$  Polling of  $DQ_7$ , by the Toggle Bit feature on  $DQ_6$ , or the RY/ $\overline{BY}$  pin. Once the end of a program or erase cycle has been completed, the device internally resets to the read mode.

Fujitsu's Flash technology combines years of EPROM and E<sup>2</sup>PROM experience to produce the highest levels of quality, reliability and cost effectiveness. The MBM29F400TA/BA memory electrically erases the entire chip or all bits within a sector simultaneously via Fowler-Nordhiem tunneling. The bytes/words are programmed one byte/word at a time using the EPROM programming mechanism of hot electron injection.

### **■ FLEXIBLE SECTOR-ERASE ARCHITECTURE**

- One 16K byte, two 8K bytes, one 32K byte and seven 64K bytes.
- · Individual-sector, multiple-sector, or bulk-erase capability.
- Individual or multiple-sector protection is user definable.

(×8) (×16) (×8)	(×16)
7FFFFH 3FFFFH 7FFFFH	3FFFFH
16K byte 64K byte	
7BFFFH 3DFFFH 64K byte 6FFFFH	3/FFFH
79FFFH 3CFFFH 5FFFFH 5FFFFH	2FFFFH
8K byte 64K byte	
77FFFH 3BFFFH 4FFFFH	27FFFH
32K byte 64K byte	4
64K byte 64K byte 37FFFH 64K byte	1FFFFH
	17FFFH
64K byte 64K byte	
4FFFFH 27FFFH 1FFFFH	0FFFFH
64K byte 64K byte 0FFFFH 0FFFFH	07EEEU
64K byte 32K byte	U/FFFF
	03FFFH
64K byte 8K byte	
	02FFFH
64K byte 0FFFFH 07FFFH 03FFFH 03FFFH	01FFFH
64K byte 16K byte	0111111
	H00000


MBM29F400TA Sector Architecture

MBM29F400BA Sector Architecture


### **■ PRODUCT SELECTOR GUIDE**

Part No.	MBM29F400TA/MBM29F400BA					
Ordering Part No.	-70	-90	-12			
Max. Address Access Time (ns)	70	90	120			
Max. CE Access Time (ns)	70	90	120			
Max. OE Access Time (ns)	30	35	50			

### **■ BLOCK DIAGRAM**



### **■ CONNECTION DIAGRAMS**



## ■ LOGIC SYMBOL




Table 1 MBM29F400TA/BA Pin Configuration

Pin	Function
A-1, Ao to A17	Address Inputs
DQo to DQ15	Data Inputs/Outputs
CE	Chip Enable
ŌĒ	Output Enable
WE	Write Enable
RY/BY	Ready-Busy Output
RESET	Hardware Reset Pin/Sector Protection Unlock
BYTE	Selects 8-bit or 16-bit mode
N.C.	No Internal Connection
Vss	Device Ground
Vcc	Device Power Supply (5.0 V±10%)

### **■** ORDERING INFORMATION

#### **Standard Products**

Fujitsu standard products are available in several packages. The order number is formed by a combination of:




Table 2 MBM29F400TA/BA User Bus Operations (BYTE = VIH)

Operation	CE	ŌĒ	WE	Αo	<b>A</b> 1	Аб	A9	DQ₀ to DQ₁₅	RESET
Auto-Select Manufacturer Code (1)	L	L	Н	L	L	L	VID	Code	Н
Auto-Select Device Code (1)	L	L	Н	Н	L	L	VID	Code	Н
Read (2)	L	L	Н	Ao	Αı	<b>A</b> 6	<b>A</b> 9	<b>D</b> оит	Н
Standby	Н	Х	Х	Х	Х	Х	Х	HIGH-Z	Н
Output Disable	L	Н	Н	Х	Х	Х	Х	HIGH-Z	Н
Write	L	Н	L	Ao	Αı	<b>A</b> 6	<b>A</b> 9	Din	Н
Enable Sector Protection (3)	L	<b>V</b> ID	7	Х	Х	L	VID	Х	Н
Verify Sector Protection (3)	L	L	Н	L	Н	L	VID	Code	Н
Temporary Sector Unprotection	Х	Х	Х	Х	Х	Х	Х	Х	VID
Reset (Hardware)/Standby	Χ	Χ	Χ	Х	Х	Х	Χ	HIGH-Z	L

Table 3 MBM29F400TA/BA User Bus Operations (BYTE = VIL)

Operation	CE	ŌĒ	WE	DQ15/A-1	Αo	<b>A</b> 1	Аб	A <sub>9</sub>	DQ <sub>0</sub> to DQ <sub>7</sub>	RESET
Auto-Select Manufacturer Code (1)	L	L	Н	L	L	L	L	VID	Code	Н
Auto-Select Device Code (1)	L	L	Н	L	Н	L	L	<b>V</b> ID	Code	Н
Read (2)	L	L	Н	<b>A</b> -1	Ao	Αı	<b>A</b> 6	<b>A</b> 9	<b>D</b> оит	Н
Standby	Н	Х	Х	Х	Х	Х	Х	Х	HIGH-Z	Н
Output Disable	L	Н	Н	Х	Х	Х	Х	Х	HIGH-Z	Н
Write	L	Н	L	<b>A</b> -1	Ao	Αı	<b>A</b> 6	<b>A</b> 9	Din	Н
Enable Sector Protection (3)	L	<b>V</b> ID	ъ	Х	Х	Х	L	<b>V</b> ID	Х	Н
Verify Sector Protection (3)	L	L	Н	L	L	Н	L	VID	Code	Н
Temporary Sector Unprotection	Х	Х	Х	Х	Х	Х	Х	Х	Х	<b>V</b> ID
Reset (Hardware)/Standby	Х	Х	Х	Х	Х	Х	Х	Х	HIGH-Z	L

**Legend**:  $L = V_{IL}$ ,  $H = V_{IH}$ ,  $X = V_{IL}$  or  $V_{IH}$ .  $\neg \Box \Box = Pulse$  input. See DC Characteristics for voltage levels.

**Notes:** 1. Manufacturer and device codes may also be accessed via a command register write sequence. Refer to Table 7.

- 2. WE can be  $V_{IL}$  if  $\overline{OE}$  is  $V_{IL}$ ,  $\overline{OE}$  at  $V_{IH}$  initiates the write operations.
- 3. Refer to the section on Sector Protection.

#### Read Mode

The MBM29F400TA/BA has two control functions which must be satisfied in order to obtain data at the outputs.  $\overline{\text{CE}}$  is the power control and should be used for a device selection.  $\overline{\text{OE}}$  is the output control and should be used to gate data to the output pins if a device is selected.

Address access time (tacc) is equal to the delay from stable addresses to valid output data. The chip enable access time (tce) is the delay from stable addresses and stable  $\overline{CE}$  to valid data at the output pins. The output enable access time (tce) is the delay from the falling edge of  $\overline{OE}$  to valid data at the output pins. (Assuming the addresses have been stable for at least tacc-tce time.)

#### Standby Mode

There are two ways to implement the standby mode on the MBM29F400TA/BA device, one using both the  $\overline{\text{CE}}$  and  $\overline{\text{RESET}}$  pins; the other via the  $\overline{\text{RESET}}$  pin only.

When using both pins, a CMOS standby mode is achieved with  $\overline{\text{CE}}$  and  $\overline{\text{RESET}}$  inputs both held at  $V_{\text{CC}}\pm0.3\,\text{V}$ . Under this condition the current consumed is less than 100  $\mu\text{A}$ . A TTL standby mode is achieved with  $\overline{\text{CE}}$  and  $\overline{\text{RESET}}$  pins held at  $V_{\text{IH}}$ . Under this condition the current is reduced to less than 1 mA. The device can be read with standard access time (tce) from either of these standby modes.

When using the  $\overline{RESET}$  pin only, a CMOS standby mode is achieved with  $\overline{RESET}$  input held at  $Vcc\pm0.3~V$  ( $\overline{CE}=H~or~L$ ). Under this condition the current consumed is less than 100  $\mu$ A. A TTL standby mode is achieved with  $\overline{RESET}$  pin held at  $V_{IL}$  ( $\overline{CE}=H~or~L$ ). Under this condition the current is reduced to less than 1 mA. Once the  $\overline{RESET}$  pin is taken high, the device requires 500 ns of wake up time before outputs are valid for read access.

In the standby mode the outputs are in the high impedance state, independent of the OE input.

### **Output Disable**

With the  $\overline{OE}$  input at a logic high level (V<sub>IH</sub>), output from the device is disabled. This will cause the output pins to be in a high impedance state.

#### **Autoselect**

The autoselect mode allows the reading out of a binary code from the device and will identify its manufacturer and type. This mode is intended for use by programming equipment for the purpose of automatically matching the device to be programmed with its corresponding programming algorithm. This mode is functional over the entire temperature range of the device.

To activate this mode, the programming equipment must force  $V_{ID}$  (11.5 V to 12.5 V) on address pin  $A_9$ . Two identifier bytes may then be sequenced from the device outputs by toggling address  $A_0$  from  $V_{IL}$  to  $V_{IH}$ . All addresses are DONT CARES except  $A_0$ ,  $A_1$  and  $A_6(A_{-1})$ .

The manufacturer and device codes may also be read via the command register, for instances when the MBM29F400TA/BA is erased or programmed in a system without access to high voltage on the  $A_9$  pin. The command sequence is illustrated in Table 7. (Refer to Autoselect Command section.)

 $A_0 = V_{IL}$  represents the manufacturer's code (Fujitsu = 04H) and  $A_0 = V_{IH}$  represents the device identifier code (MBM29F400TA = 23H and MBM29F400BA = ABH for  $\times 8$  mode; MBM29F400TA = 2223H and MBM29F400BA = 22ABH for  $\times 16$  mode). All identifiers for manufacturer and device will exhibit odd parity with DQ<sub>7</sub> defined as the parity bit. In order to read the proper device codes when executing the autoselect,  $A_1$  must be  $V_{IL}$ . (See Tables 4.1 and 4.2.)

Table 4.1 MBM29F400TA/BA Sector Protection Verify Autoselect Codes

	Туре		A <sub>12</sub> to A <sub>17</sub>	<b>A</b> 6	<b>A</b> 1	A₀	<b>A</b> -1*1	Code (HEX)
Manufacturer's	Code		Х	VIL	VıL	VIL	VIL	04H
	Byte		>		VıL	V	VIL	23H
MBM29F400A Device	MBM29F400TA	Word	X	VIL	VIL	V <sub>IH</sub>	Х	2223H
Code	MBM29F400BA	Byte	Х	VIL	VıL	ViH	VIL	ABH
	IVIDIVIZ9F400DA	Word	^	VIL	VIL	VIH	Х	22ABH
Sector Protection			Sector Addresses	VIL	ViH	VıL	VıL	01H*2

<sup>\*1:</sup> A-1: Byte mode

Table 4.2 Expanded Autoselect Code Table

-	Code	<b>DQ</b> 15	DQ <sub>14</sub>	DQ <sub>13</sub>	DQ <sub>12</sub>	DQ <sub>11</sub>	DQ10	DQ <sub>9</sub>	DQ8	DQ <sub>7</sub>	DQ <sub>6</sub>	DQ₅	DQ <sub>4</sub>	DQ₃	DQ <sub>2</sub>	DQ <sub>1</sub>	DQ₀	
Manufacture	04H	A-1/0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	
MBM29F400A Device	MBM29F400TA (B) (W)	23H 2223H		HI-Z 0	HI-Z 1	HI-Z 0	HI-Z 0	HI-Z 0	HI-Z 1	HI-Z 0	0	0	1	0	0	0	1	1
Code MBM29F400BA (B) (W)		ABH 22ABH	A-1 0	HI-Z 0	HI-Z 1	HI-Z 0	HI-Z 0	HI-Z 0	HI-Z 1	HI-Z 0	1	0	1	0 0	1	0	1	1
Sector Prote	01H	A-1/0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	

(B): Byte mode (W): Word mode

#### Write

Device erasure and programming are accomplished via the command register. The contents of the register serve as inputs to the internal state machine. The state machine outputs dictate the function of the device.

The command register itself does not occupy any addressable memory location. The register is a latch used to store the commands, along with the address and data information needed to execute the command. The command register is written by bringing  $\overline{WE}$  to  $V_{IL}$ , while  $\overline{CE}$  is at  $V_{IL}$  and  $\overline{OE}$  is at  $V_{IH}$ . Addresses are latched on the falling edge of  $\overline{WE}$  or  $\overline{CE}$ , whichever happens later; while data is latched on the rising edge of  $\overline{WE}$  or  $\overline{CE}$ , whichever happens first. Standard microprocessor write timings are used.

Refer to AC Write Characteristics and the Erase/Programming Waveforms for specific timing parameters.

#### Sector Protection

The MBM29F400TA/BA feature hardware sector protection. This feature will disable both program and erase operations in any number of sectors (0 through 10). The sector protection feature is enabled using programming equipment at the user's site. The device is shipped with all sectors unprotected.

To activate this mode, the programming equipment must force  $V_{ID}$  on address pin  $A_9$  and control pin  $\overline{OE}$ , (suggest  $V_{ID} = 11.5 \text{ V}$ ) and  $\overline{CE} = V_{IL}$  and  $A_6 = V_{IL}$ . The sector addresses ( $A_{17}$ ,  $A_{16}$ ,  $A_{15}$ ,  $A_{14}$ ,  $A_{13}$ , and  $A_{12}$ ) should be set to the sector to be protected. Tables 5 and 6 define the sector address for each of the eleven (11) individual sectors. Programming of the protection circuitry begins on the falling edge of the  $\overline{WE}$  pulse and is terminated with the

<sup>\*2:</sup> Outputs 01H at protected sector addresses

rising edge of the same. Sector addresses must be held constant during the  $\overline{\text{WE}}$  pulse. Refer to figures 14 and 20 for sector protection algorithm and waveforms.

To verify programming of the protection circuitry, the programming equipment must force  $V_{ID}$  on address pin  $A_9$  with  $\overline{CE}$  and  $\overline{OE}$  at  $V_{IL}$  and  $\overline{WE}$  at  $V_{IH}$ . Scanning the sector addresses ( $A_{17}$ ,  $A_{16}$ ,  $A_{15}$ ,  $A_{14}$ ,  $A_{13}$  and  $A_{12}$ ) while ( $A_6$ ,  $A_1$ ,  $A_0$ ) = (0, 1, 0) will produce a logical "1" code at device output  $DQ_0$  for a protected sector. Otherwise the device will produce 00H for unprotected sector. In this mode, the lower order addresses, except for  $A_0$ ,  $A_1$  and  $A_6$  are DON'T CARE. Address locations with  $A_1 = V_{IL}$  are reserved for Autoselect manufacturer and device codes.

It is also possible to determine if a sector is protected in the system by writing an Autoselect command. Performing a read operation at the address location XX02H, where the higher order addresses (A<sub>17</sub>, A<sub>16</sub>, A<sub>15</sub>, A<sub>14</sub>, A<sub>13</sub> and A<sub>12</sub>) are the sector address will produce a logical "1" at DQ<sub>0</sub> for a protected sector. See Table 4.1 for Autoselect codes.

#### **Temporary Sector Unprotection**

This feature allows temporary unprotection of previously protected sectors of the MBM29F400TA/BA devices in order to change data. The Sector Unprotection mode is activated by setting the RESET pin to high voltage (12 V). During this mode, formerly protected sectors can be programmed or erased by selecting the sector addresses. Once the 12 V is taken away from the RESET pin, all the previously protected sectors will be protected again.

Table 5 Sector Address Tables (MBM29F400TA)

Sector Address	<b>A</b> 17	<b>A</b> 16	<b>A</b> 15	<b>A</b> 14	<b>A</b> 13	<b>A</b> 12	Address Range (×8)	Address Range (×16)
SA0	0	0	0	Х	Х	Х	00000H to 0FFFFH	00000H to 07FFFH
SA1	0	0	1	Х	Х	Х	10000H to 1FFFFH	08000H to 0FFFFH
SA2	0	1	0	Х	Х	Х	20000H to 2FFFFH	10000H to 17FFFH
SA3	0	1	1	Х	Х	Х	30000H to 3FFFFH	18000H to 1FFFFH
SA4	1	0	0	Х	Х	Х	40000H to 4FFFFH	20000H to 27FFFH
SA5	1	0	1	Х	Х	Х	50000H to 5FFFFH	1C000H to 2FFFFH
SA6	1	1	0	Х	Х	Х	60000H to 6FFFFH	30000H to 37FFFH
SA7	1	1	1	0	Х	Х	70000H to 77FFFH	38000H to 3BFFFH
SA8	1	1	1	1	0	0	78000H to 79FFFH	3C000H to 3CFFFH
SA9	1	1	1	1	0	1	7A000H to 7BFFFH	3D000H to 3DFFFH
SA10	1	1	1	1	1	Х	7C000H to 7FFFFH	3E000H to 3EFFFH

Table 6 Sector Address Tables (MBM29F400BA)

Sector Address	<b>A</b> 17	<b>A</b> 16	<b>A</b> 15	<b>A</b> 14	<b>A</b> 13	<b>A</b> 12	Address Range (×8)	Address Range (×16)
SA0	0	0	0	0	0	Х	00000H to 03FFFH	00000H to 01FFFH
SA1	0	0	0	0	1	0	04000H to 05FFFH	02000H to 02FFFH
SA2	0	0	0	0	1	1	06000H to 07FFFH	03000H to 03FFFH
SA3	0	0	0	1	Х	Х	08000H to 0FFFFH	04000H to 07FFFH
SA4	0	0	1	Х	Х	Х	10000H to 1FFFFH	08000H to 0FFFFH
SA5	0	1	0	Х	Х	Х	20000H to 2FFFFH	10000H to 17FFFH
SA6	0	1	1	Х	Х	Х	30000H to 3FFFFH	18000H to 1FFFFH
SA7	1	0	0	Х	Х	Х	40000H to 4FFFFH	20000H to 27FFFH
SA8	1	0	1	Х	Х	Х	50000H to 5FFFFH	28000H to 2FFFFH
SA9	1	1	0	Х	Х	Х	60000H to 6FFFFH	30000H to 37FFFH
SA10	1	1	1	Х	Х	Х	70000H to 7FFFFH	38000H to 3FFFFH

Table 7 MBM29F400TA/BA Command Definitions

Command Sequence		Bus Write Cycles	Write Cycle			Second Bus Write Cycle		Third Bus Write Cycle		Bus Write le	Fifth Bus Write Cycle		Sixth Bus Write Cycle	
•	.		Addr.	Data	Addr.	Data	Addr.	Data	Addr.	Data	Addr.	Data	Addr.	Data
Read/Reset*	Word	1	XXXXH	FOH										
nead/neset	Byte		^^^	гоп	_								_	_
Read/Reset*	Word	3	5555H	ААН	2AAAH	EELL	5555H	FOLL	RA	RD				
neau/nesei	Byte	3	AAAAH	ААП	5555H	55H	AAAAH	F0H	na	ן אט				_
Autopalast	Word	3	5555H	A A I I	2AAAH	EELL	5555H	90H						
Autoselect	Byte	3	AAAAH	AAH	5555H	55H	AAAAH	эоп					_	_
D	Word	4	5555H		2AAAH	cell	5555H	4011	DA	DD				
Program	Byte	4	AAAAH	AAH	5555H	55H	AAAAH	AOH	H PA	PD	_	_	_	_
Ohin France	Word	6	5555H	A A I I	2AAAH	AAH EELL	5555H	0011	5555H		2AAAH	e e i i	5555H	1011
Chip Erase	Byte	В	AAAAH	AAH	5555H	55H	AAAAH	80H	AAAAH	AAH	5555H	55H	AAAAH	10H
Ct	Word	5555H		2AAAH	cell	5555H	0011	5555H		2AAAH	cell	SA	30H	
Sector Erase	Byte Byte		AAAAH	AAH	5555H	55H	AAAAH	H08	AAAAH	AAH	5555H	55H	SA	3011
Sector Eras	se Sus	pend	Erase ca	rase can be suspended during sector erase with Addr (H or L). Data (B0H)										
Sector Erase Resume Erase can be resumed after suspend with Addr (H or L). Data (30H)														

- **Notes:** 1. Address bits A<sub>15</sub> to A<sub>17</sub> = X = H or L for all address commands except or Program Address (PA) and Sector Address (SA).
  - 2. Bus operations are defined in Tables 2 and 3.
  - 3. RA = Address of the memory location to be read.
    - PA = Address of the memory location to be programmed. Addresses are latched on the falling edge of the  $\overline{WE}$  pulse.
    - SA = Address of the sector to be erased. The combination of A<sub>17</sub>, A<sub>16</sub>, A<sub>15</sub>, A<sub>14</sub>, A<sub>13</sub>, and A<sub>12</sub> will uniquely select any sector.
  - RD = Data read from location RA during read operation.
    - PD = Data to be programmed at location PA. Data is latched on the falling edge of WE.
  - 5. The system should generate the following address patterns:

Word Mode: 5555H or 2AAAH to addresses Ao to A14

Byte Mode: AAAAH or 5555H to addresses A-1 to A14

#### **Command Definitions**

Device operations are selected by writing specific address and data sequences into the command register. Writing incorrect address and data values or writing them in the improper sequence will reset the device to read mode. Table 7 defines the valid register command sequences. Note that the Erase Suspend (B0H) and Erase Resume (30H) commands are valid only while the Sector Erase operation is in progress. Moreover both Read/Reset commands are functionally equivalent, resetting the device to the read mode. Please note that commands are always written at DQ<sub>0</sub> to DQ<sub>7</sub> and DQ<sub>8</sub> to DQ<sub>15</sub> bits are ignored.

#### Read/Reset Command

The read or reset operation is initiated by writing the read/reset command sequence into the command register. Microprocessor read cycles retrieve array data from the memory. The device remains enabled for reads until the command register contents are altered.

<sup>\*:</sup> Either of the two reset commands will reset the device.

The device will automatically power-up in the read/reset state. In this case, a command sequence is not required to read data. Standard microprocessor read cycles will retrieve array data. This default value ensures that no spurious alteration of the memory content occurs during the power transition. Refer to the AC Read Characteristics and Waveforms for the specific timing parameters.

#### **Autoselect Command**

Flash memories are intended for use in applications where the local CPU alters memory contents. As such, manufacture and device codes must be accessible while the device resides in the target system. PROM programmers typically access the signature codes by raising A<sub>9</sub> to a high voltage. However, multiplexing high voltage onto the address lines is not generally desired system design practice.

The device contains an autoselect command operation to supplement traditional PROM programming methodology. The operation is initiated by writing the autoselect command sequence into the command register. Following the command write, a read cycle from address XX00H retrieves the manufacture code of 04H. A read cycle from address XX01H for  $\times$ 16 (XX02H for  $\times$ 8) returns the device code (MBM29F400TA = 23H and MBM29F400BA = ABH for  $\times$ 8 mode; MBM29F400TA = 2223H and MBM29F400BA = 22ABH for  $\times$ 16 mode). (See Tables 4.1 and 4.2.)

All manufacturer and device codes will exhibit odd parity with DQ7 defined as the parity bit.

Scanning the sector addresses ( $A_{17}$ ,  $A_{16}$ ,  $A_{15}$ ,  $A_{14}$ ,  $A_{13}$ , and  $A_{12}$ ) while ( $A_{6}$ ,  $A_{1}$ ,  $A_{0}$ ) = (0, 1, 0) will produce a logical "1" at device output DQ0 for a protected sector.

To terminate the operation, it is necessary to write the read/reset command sequence into the register and also to write the auto select command during the operation, execute it after writing read/reset command sequence.

### Byte/Word Programming

The device is programmed on a byte-by-byte (or word-by-word) basis. Programming is a four bus cycle operation. There are two "unlock" write cycles. These are followed by the program set-up command and data write cycles. Addresses are latched on the falling edge of  $\overline{\text{CE}}$  or  $\overline{\text{WE}}$ , whichever happens later and the data is latched on the rising edge of  $\overline{\text{CE}}$  or  $\overline{\text{WE}}$ , whichever happens first. The rising edge of  $\overline{\text{CE}}$  or  $\overline{\text{WE}}$  (whichever happens first) begins programming. Upon executing the Embedded Program<sup>TM</sup> Algorithm command sequence the system is not required to provide further controls or timings. The device will automatically provide adequate internally generated program pulses and verify the programmed cell margin.

The automatic programming operation is completed when the data on  $DQ_7$  is equivalent to data written to this bit (See Write Operation Status section.) at which time the device returns to the read mode and addresses are no longer latched. Therefore, the device requires that a valid address to the device be supplied by the system at this particular instance of time. Hence,  $\overline{Data}$  Polling must be performed at the memory location which is being programmed.

Any commands written to the chip during this period will be ignored. If operating hardware reset durning the programming, it is impossible the data are being written.

Programming is allowed in any sequence and across sector boundaries. Beware that a data "0" cannot be programmed back to a "1". Attempting to do so may either hang up the device or result in an apparent success according to the data polling algorithm but a read from reset/read mode will show that the data is still "0". Only erase operations can convert "0"s to "1"s.

Figure 15 illustrates the Embedded Programming Algorithm using typical command strings and bus operations.

#### Chip Erase

Chip erase is a six bus cycle operation. There are two "unlock" write cycles. These are followed by writing the "set-up" command. Two more "unlock" write cycles are then followed by the chip erase command.

Chip erase does not require the user to program the device prior to erase. Upon executing the Embedded Erase™ Algorithm command sequence the device automatically will program and verify the entire memory for an all zero data pattern prior to electrical erase. The system is not required to provide any controls or timings during these operations.

The automatic erase begins on the rising edge of the last  $\overline{WE}$  pulse in the command sequence and terminates when the data on DQ<sub>7</sub> is "1" (See Write Operation Status section.) at which time the device returns to read the mode.

Figure 16 illustrates the Embedded Erase Algorithm using typical command strings and bus operations.

#### Sector Erase

Sector erase is a six bus cycle operation. There are two "unlock" write cycles. These are followed by writing the "set-up" command. Two more "unlock" write cycles are then followed by the sector erase command. The sector address (any address location within the desired sector) is latched on the falling edge of  $\overline{WE}$ , while the command (Data=30H) is latched on the rising edge of  $\overline{WE}$ . A time-out of 50  $\mu s$  from the rising edge of the last sector erase command will initiate the sector erase command(s).

Multiple sectors may be erased sequentially by writing the six bus cycle operations as described above. This sequence is followed with writes of the Sector Erase command to addresses in other sectors desired to be concurrently erased. The time between writes must be less than 50  $\mu$ s otherwise that command will not be accepted and erasure will start. It is recommended that processor interrupts be disabled during this time to guarantee this condition. The interrupts can be re-enabled after the last Sector Erase command is written. A time-out of 50  $\mu$ s from the rising edge of the last  $\overline{WE}$  will initiate the execution of the Sector Erase command(s). If another falling edge of the  $\overline{WE}$  occurs within the 50  $\mu$ s time-out window the timer is reset. (Monitor DQ3 to determine if the sector erase timer window is still open, see section DQ3, Sector Erase Timer.) Any command other than Sector Erase or Erase Suspend during this time-out period will reset the device to the read mode, ignoring the previous command string. Resetting the device once execution has begun will corrupt the data in that sector. In that case, restart the erase on those sectors and allow them to complete. (Refer to the Write Operation Status section for Sector Erase Timer operation.) Loading the sector erase buffer may be done in any sequence and with any number of sectors (0 to 10).

Sector erase does not require the user to program the device prior to erase. The device automatically programs all memory locations in the sector(s) to be erased prior to electrical erase. When erasing a sector, the remaining unselected sectors are not affected. The system is not required to provide any controls or timings during these operations.

The automatic sector erase begins after the 50  $\mu s$  time out from the rising edge of the  $\overline{WE}$  pulse for the last sector erase command pulse and terminates when the data on DQ7 is "1" (See Write Operation Status section.) at which time the device returns to the read mode.  $\overline{Data}$  polling must be performed at an address within any of the sectors being erased.

Figure 16 illustrates the Embedded Erase Algorithm using typical command strings and bus operations.

### **Erase Suspend**

Erase Suspend command allows the user to interrupt the chip and then perform data reads (not program) from a non-busy sector during a Sector Erase operation. (Which may take up to several seconds.) This command is applicable ONLY during the Sector Erase operation and will be ignored if written during the chip Erase or Programming operation. The Erase Suspend command (B0H) which is allowed only during the Sector Erase Operation includes the sector erase time-out period after the Sector Erase commands (30H). Writing this command during the time-out will result in immediate termination of the time-out period. Any subsequent writes of the Sector Erase command will be taken as the Erase Resume command. Note that any other commands during the time out will reset the device to read mode. The addresses are DON'T CARES when writing the Erase Suspend or Erase Resume commands.

When the Erase Suspend command is written during a Sector Erase operation, the chip will take between 0.1 µs to 15 µs to suspend the erase operation and go into erase suspended read mode (pseudo-read mode), during

which the user can read from a sector that is NOT being erased. A read from a sector being erased may result in invalid data. The user must monitor the toggle bit (DQ6) to determine if the chip has entered the pseudo-read mode, at which time the toggle bit stops toggling. An address of a sector NOT being erased must be used to read the toggle bit, otherwise the user may encounter intermittent problems. Note that the user must keep track of what state the chip is in since there is no external indication of whether the chip is in pseudo-read mode or actual read mode. After the user writes the Erase Suspend command, the user must wait until the toggle bit stops toggling before data reads from the device can be performed. Any further writes of the Erase Suspend command at this time will be ignored.

Every time an Erase Suspend command followed by an Erase Resume command is written, the internal (pulse) counters are reset. These counters are used to count the number of high voltage pulses the memory cell requires to program or erase. If the count exceeds a certain limit, then the  $DQ_5$  bit will be set (Exceeded Time Limit flag). This resetting of the counters is necessary since the Erase Suspend command can potentially interrupt or disrupt the high voltage pulses.

To resume the operation of Sector Erase, the Resume command (30H) should be written. Any further writes of the Resume command at this point will be ignored. Another Erase Suspend command can be written after the chip has resumed erasing.

### **Write Operation Status**

Table 8 Hardware Sequence Flags

	Status	DQ <sub>7</sub>	DQ₅	DQ₅	DQ₃	DQ2 to DQ0
	Auto-Programming	ŪQ <sub>7</sub>	Toggle	0	0	
	Program/Erase in Auto Erase	0	Toggle	0	1	
In Progress	Erase Suspended Read Mode (Sector being suspended erasure)	1	1	0	0	( <del>D</del> )
	Erase Suspended Read Mode (Sector not being suspended erasure)	Data	Data	Data	Data	(Note 1)
Exceeded	Auto-Programming	ŪQ <sub>7</sub>	Toggle	1	0	
Time Limits	Program/Erase in Auto-Erase	0	Toggle	1	1	

Notes: 1. DQ<sub>0</sub>, DQ<sub>1</sub>, and DQ<sub>2</sub> are reserve pins for future use.

- 2. DQ8 to DQ15 = DON'T CARE for  $\times$ 16 mode.
- 3. DQ4 is for Fujitsu internal use only.

#### $DQ_7$

## Data Polling

The MBM29F400TA/BA device features Data Polling as a method to indicate to the host that the Embedded Algorithms are in progress or completed. During the Embedded Program Algorithm an attempt to read the device will produce the complement of the data last written to DQ7. Upon completion of the Embedded Program Algorithm, an attempt to read the device will produce the true data last written to DQ7. During the Embedded Erase Algorithm, an attempt to read the device will produce a "0" at the DQ7 output. Upon completion of the Embedded Erase Algorithm an attempt to read the device will produce a "1" at the DQ7 output. The flowchart for Data Polling (DQ7) is shown in Figure 17.

For chip erase, the  $\overline{Data}$  Polling is valid after the rising edge of the sixth  $\overline{WE}$  pulse in the six write pulse sequence. For sector erase, the  $\overline{Data}$  Polling is valid after the last rising edge of the sector erase  $\overline{WE}$  pulse.  $\overline{Data}$  Polling must be performed at sector address within any of the sectors being erased and not a protected sector. Otherwise, the status may not be valid. Once the Embedded Algorithm operation is close to being completed, the MBM29F400TA/BA data pins ( $\overline{DQ_7}$ ) may change asynchronously while the output enable ( $\overline{OE}$ ) is asserted low. This means that the device is driving status information on  $\overline{DQ_7}$  at one instant of time and then that byte's valid data at the next instant of time. Depending on when the system samples the  $\overline{DQ_7}$  output, it may read the status or valid data. Even if the device has completed the Embedded Algorithm operation and  $\overline{DQ_7}$  has a valid data, the data outputs on  $\overline{DQ_0}$  to  $\overline{DQ_0}$  may be still invalid. The valid data on  $\overline{DQ_0}$  to  $\overline{DQ_7}$  will be read on the successive read attempts.

The Data Polling feature is only active during the Embedded Programming Algorithm, Embedded Erase Algorithm or sector erase time-out. (See Table 8.)

See Figure 8 for the Data Polling timing specifications and diagrams.

#### DQ<sub>6</sub>

#### Toggle Bit

The MBM29F400TA/BA also features the "Toggle Bit" as a method to indicate to the host system that the Embedded Algorithms are in progress or completed.

During an Embedded Program or Erase Algorithm cycle, successive attempts to read ( $\overline{OE}$  toggling) data from the device will result in DQ6 toggling between one and zero. Once the Embedded Program or Erase Algorithm cycle is completed, DQ6 will stop toggling and valid data will be read on the next successive attempts. During programming, the Toggle Bit is valid after the rising edge of the fourth  $\overline{WE}$  pulse in the four write pulse sequence. For chip erase, the Toggle Bit is valid after the rising edge of the sixth  $\overline{WE}$  pulse in the six write pulse sequence. For Sector erase, the Toggle Bit is valid after the last rising edge of the sector erase  $\overline{WE}$  pulse. The Toggle Bit is active during the sector time out.

In programming, if the sector being written is protected, the toggle bit will toggle for about 2  $\mu$ s and then stop toggling without the data having changed. In erase, the device will erase all the selected sectors except for the ones that are protected. If all selected sectors are protected, the chip will toggle the toggle bit for about 100  $\mu$ s and then drop back into read mode, having changed none of the data.

Either  $\overline{\text{CE}}$  or  $\overline{\text{OE}}$  toggling will cause the DQ6 to toggle. In addition, an Erase Suspend/Resume command will cause DQ6 to toggle.

See Figure 9 for the Toggle Bit timing specifications and diagrams.

#### DQ<sub>5</sub>

### **Exceeded Timing Limits**

 $DQ_5$  will indicate if the program or erase time has exceeded the specified limits (internal pulse count). Under these conditions  $DQ_5$  will produce a "1". This is a failure condition which indicates that the program or erase cycle was not successfully completed.  $\overline{Data}$  Polling is the only operating function of the devices under this condition. The  $\overline{CE}$  circuit will partially power down the device under these conditions (to approximately 2 mA). The  $\overline{OE}$  and  $\overline{WE}$  pins will control the output disable functions as described in Table 2 and 3.

If this failure condition occurs during sector erase operation, it specifies that a particular sector is bad and it may not be reused. However, other sectors are still functional and may be used for the program or erase operation. The device must be reset to use other sectors. Write the Reset command sequence to the device, and then execute program or erase command sequence. This allows the system to continue to use the other active sectors in the device.

If this failure condition occurs during the chip erase operation, it specifies that the entire chip is bad or combination of sectors are bad.

If this failure condition occurs during the byte programming operation, it specifies that the entire sector containing that byte is bad and this sector may not be reused. (Other sectors are still functional and can be reused.)

The  $DQ_{\delta}$  failure condition may also appear if a user tries to program a non blank location without erasing. In this case the device locks out and never completes the Embedded Algorithm operation. Hence, the system never reads a valid data on  $DQ_{\tau}$  bit and  $DQ_{\delta}$  never stops toggling. Once the device has exceeded timing limits, the  $DQ_{\delta}$  bit will indicate a "1." Please note that this is not a device failure condition since the device was incorrectly used.

#### DQ<sub>3</sub>

#### Sector Erase Timer

After the completion of the initial sector erase command sequence, the sector erase time-out will begin. DQ<sub>3</sub> will remain low until the time-out is complete. Data Polling and Toggle Bit are valid after the initial sector erase command sequence.

If Data Polling or the Toggle Bit indicates the device has been written with a valid erase command, DQ<sub>3</sub> may be used to determine if the sector erase timer window is still open. If DQ<sub>3</sub> is high ("1") the internally controlled erase cycle has begun; attempts to write subsequent commands to the device will be ignored until the erase operation is completed as indicated by Data Polling or Toggle Bit. If DQ<sub>3</sub> is low ("0"), the device will accept additional sector erase commands. To insure the command has been accepted, the system software should check the status of DQ<sub>3</sub> prior to and following each subsequent sector erase command. If DQ<sub>3</sub> were high on the second status check, the command may not have been accepted.

Refer to Table 8: Hardware Sequence Flags.

#### RY/BY

#### Ready/Busy

The MBM29F400TA/BA provides a RY/BY output pin as a way to indicate to the host system that the Embedded™ Algorithms are either in progress or completed. If the output is low, the device is busy with either a program or erase operation. If the output is high, the device is ready to accept any read/write or erase operation. When the RY/BY pin is low, the device will not accept any additional program or erase commands. If the MBM29F400TA/BA is placed in an Erase Suspend mode, the RY/BY output will be high. Also, since this is an open drain output, many RY/BY pins can be tied together in parallel with a pull up resistor to Vcc.

During programming, the RY/ $\overline{BY}$  pin is driven low after the rising edge of the fourth  $\overline{WE}$  pulse in the four write pulse sequence. During an erase operation, the RY/ $\overline{BY}$  pin is driven low after the rising edge of the sixth  $\overline{WE}$  pulse in the six write pulse sequence. The RY/ $\overline{BY}$  pin should be ignored while  $\overline{RESET}$  pin is at  $V_{IL}$ . Refer to Figure 10, 11 for a detailed timing diagram.

#### **RESET**

#### **Hardware Reset**

The MBM29F400TA/BA device may be reset by driving the  $\overline{RESET}$  pin to  $V_{IL}$ . The  $\overline{RESET}$  pin has a pulse requirement and has to be kept low ( $V_{IL}$ ) for at least 500 ns in order to properly reset the internal state machine. Any operation in the process of being executed will be terminated and the internal state machine will be reset 20  $\mu$ s after the  $\overline{RESET}$  pin is driven low. (Furthermore, once the  $\overline{RESET}$  pin goes high, the device requires an additional 50 ns before it will allow read access.) When the  $\overline{RESET}$  pin is low, the device will be in the standby mode for the duration of the pulse and all the data output pins will be tri-stated. If a hardware reset occurs during a program or erase operation, the data at that particular location will be corrupted. Please note that the RY/BY output signal should be ignored during the  $\overline{RESET}$  pulse. Refer to Figure 11 for the timing diagram. Refer to Temporary Sector Unprotection for additional functionality.

### **Byte/Word Configuration**

The BYTE pin selects the byte (8-bit) mode or word (16-bit) mode for the MBM29F400TA/BA device. When this pin is driven high, the device operates in the word (16-bit) mode. The data is read and programmed at DQ<sub>0</sub> to DQ<sub>15</sub>. When this pin is driven low, the device operates in byte (8-bit) mode. Under this mode, the DQ<sub>15</sub>/A<sub>-1</sub> pin becomes the lowest address bit and DQ<sub>8</sub> to DQ<sub>14</sub> bits are tristated. However, the command bus cycle is always an 8-bit operation and hence commands are written at DQ<sub>0</sub> to DQ<sub>7</sub> and the DQ<sub>8</sub> to DQ<sub>15</sub> bits are ignored. Refer to Figures 12 and 13 for the timing diagram.

#### **Data Protection**

The MBM29F400TA/BA is designed to offer protection against accidental erasure or programming caused by spurious system level signals that may exist during power transitions. During power up the device automatically resets the internal state machine in the read mode. Also, with its control register architecture, alteration of the memory contents only occurs after successful completion of specific multi-bus cycle command sequences.

The device also incorporates several features to prevent inadvertent write cycles resulting form Vcc power-up and power-down transitions or system noise.

#### Low Vcc Write Inhibit

To avoid initiation of a write cycle during  $V_{\rm CC}$  power-up and power-down, a write cycle is locked out for  $V_{\rm CC}$  less than 3.2 V (typically 3.7 V). If  $V_{\rm CC} < V_{\rm LKO}$ , the command register is disabled and all internal program/erase circuits are disabled. Under this condition the device will reset to the read mode. Subsequent writes will be ignored until the  $V_{\rm CC}$  level is greater than  $V_{\rm LKO}$ . It is the users responsibility to ensure that the control pins are logically correct to prevent unintentional writes when  $V_{\rm CC}$  is above 3.2 V.

#### Write Pulse "Glitch" Protection

Noise pulses of less than 5 ns (typical) on  $\overline{OE}$ ,  $\overline{CE}$ , or  $\overline{WE}$  will not initiate a write cycle.

#### Logical Inhibit

Writing is inhibited by holding any one of  $\overline{OE} = V_{IL}$ ,  $\overline{CE} = V_{IH}$ , or  $\overline{WE} = V_{IH}$ . To initiate a write cycle  $\overline{CE}$  and  $\overline{WE}$  must be a logical zero while  $\overline{OE}$  is a logical one.

### Power-Up Write Inhibit

Power-up of the device with  $\overline{WE} = \overline{CE} = V_{IL}$  and  $\overline{OE} = V_{IH}$  will not accept commands on the rising edge of  $\overline{WE}$ . The internal state machine is automatically reset to the read mode on power-up.

#### ■ ABSOLUTE MAXIMUM RATINGS

Storage Temperature	55°C to +125°C
Ambient Temperature with Power Applied	25°C to +85°C
Voltage with Respect to Ground All pins except A <sub>9</sub> , $\overline{OE}$ , and $\overline{RESET}$ (Note 1)	2.0 V to +7.0 V
Vcc (Note 1)	2.0 V to +7.0 V
A <sub>9</sub> , $\overline{\text{OE}}$ , and $\overline{\text{RESET}}$ (Note 2)	

- Notes: 1. Minimum DC voltage on input or I/O pins is -0.5 V. During voltage transitions, inputs may negative overshoot Vss to -2.0 V for periods of up to 20 ns. Maximum DC voltage on output and I/O pins is Vcc +0.5 V. During voltage transitions, outputs may overshoot to Vcc +2.0 V for periods of up to 20 ns.
  - 2. Minimum DC input voltage on A<sub>9</sub>,  $\overline{OE}$ , and  $\overline{RESET}$  pins are -0.5 V. During voltage transitions, A<sub>9</sub>,  $\overline{OE}$ , and  $\overline{RESET}$  may negative overshoot V<sub>SS</sub> to -2.0 V for periods of up to 20 ns. Maximum DC input voltage on A<sub>9</sub>,  $\overline{OE}$ , and  $\overline{RESET}$  pins are +13.0 V which may overshoot to 13.5 V for periods of up to 20 ns.

**WARNING:** Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

#### ■ RECOMMENDED OPERATING RANGES

Commercial Devices

Ambient Temperature (T<sub>A</sub>) ......-20°C to +70°C Vcc Supply Voltages .....+4.50 V to +5.50 V


Operating ranges define those limits between which the functionality of the device is guaranteed.


**WARNING:** Recommended operating conditions are normal operating ranges for the semiconductor device. All the device's electrical characteristics are warranted when operated within these ranges.


Always use semiconductor devices within the recommended operating conditions. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representative beforehand.

### **■ MAXIMUM OVERSHOOT**







### **■ DC CHARACTERISTICS**

### • TTL/NMOS Compatible

Parameter Symbol	Parameter Description	Test Condition	Min.	Max.	Unit			
lu	Input Leakage Current	$V_{IN} = V_{SS}$ to $V_{CC}$ , $V_{CC} = V_{CC}$	Мах.	_	±1.0	μА		
llo	Output Leakage Current	Vout = Vss to Vcc, Vcc = Vc	c <b>Max</b> .	_	±1.0	μА		
Іст	Input Leakage Current	Vcc = Vcc Max., A <sub>9</sub> , <del>OE</del> , <del>RESET</del> = 12.0 V		_	50	μА		
	M. Astine Comment (Nata 1)	OF V OF V	Byte		35	A		
lcc1	Vcc Active Current (Note 1)	CE = VIL, OE = VIH		_	40	mA		
lcc2	Vcc Active Current (Note 2)	CE = VIL, OE = VIH		_	50	mA		
Іссз	Vcc Current (Standby)	Vcc = Vcc Max., $\overline{CE}$ = Vih, $\overline{RESET}$ = Vih		_	1.0	mA		
lcc4	Vcc Current (Standby, Reset)	Vcc = Vcc Max., RESET = VıL		_	1.0	mA		
VIL	Input Low Level	_		-0.5	0.8	٧		
Vін	Input High Level	_		2.0	Vcc+0.5	٧		
V <sub>ID</sub>	Voltage for Autoselect and Sector Protection (A <sub>9</sub> , OE, RESET)	Vcc = 5.0 V		11.5	12.5	٧		
Vol	Output Low Voltage Level	loL = 5.8 mA, Vcc = Vcc Min.		_	0.45	٧		
Vон	Output High Voltage Level	lон = −2.5 mA, Vcc = Vcc Min.		2.4	_	٧		
<b>V</b> LKO	Low Vcc Lock-Out Voltage	_		_		3.2	4.2	٧

**Notes:** 1. The loc current listed includes both the DC operating current and the frequency dependent component (at 6 MHz).

The frequency component typically is less than 2 mA/MHz, with OE at V<sub>IH</sub>.

2. Icc active while Embedded Algorithm (program or erase) is in progress.

## CMOS Compatible

Parameter Symbol	Parameter Description	Test Condition	Min.	Max.	Unit			
lu	Input Leakage Current	$V_{IN} = V_{SS} to V_{CC}, V_{CC} = V_{CC}$	Мах.	_	±1.0	μА		
lro	Output Leakage Current	Vcc = Vcc Max., A <sub>9</sub> , OE, RESET = 12.0 V		_	±1.0	μА		
Інт	Input Leakage Current	Vout = Vss to Vcc, Vcc = Vc	с Мах.	_	50	μА		
	M. Astine Comment (Nets 4)	OF V OF V	Byte		35	4		
loc <sub>1</sub>	Vcc Active Current (Note 1)	CE = VIL, OE = VIH	Word	_	40	mA		
lcc2	Vcc Active Current (Note 2)	CE = VIL, OE = VIH	CE = VIL, OE = VIH			mA		
Іссз	Vcc Current (Standby)	Vcc = Vcc Max., $\overline{\text{CE}}$ = Vcc $\pm$ RESET = Vcc $\pm$ 0.3 V	_	100	μА			
Icc4	Vcc Current (Standby, Reset)	Vcc = Vcc Max., RESET = Vcc± 0.3 V		_	100	μА		
VIL	Input Low Level	_		-0.5	0.8	٧		
ViH	Input High Level	_		_		0.7 × Vcc	Vcc + 0.3	٧
V <sub>ID</sub>	Voltage for Autoselect and Sector Protect	Vcc = 5.0 V		11.5	12.5	٧		
Vol	Output Low Voltage Level	IoL = 5.8 mA, Vcc = Vcc Min.		_	0.45	٧		
V <sub>OH1</sub>	Output High Voltage Level	lон = −2.5 mA, Vcc = Vcc Min.		0.85 × Vcc	_	٧		
V <sub>OH2</sub>	Output High Voltage Level	Іон = −100 μA, Vcc = Vcc Min.		Vcc-0.4	_	٧		
VLKO	Low Vcc Lock-Out Voltage	_		3.2	4.2	٧		

**Notes:** 1. The loc current listed includes both the DC operating current and the frequency dependent component (at 6 MHz).

The frequency component typically is less than 2 mA/MHz, with OE at V<sub>H</sub>.

<sup>2.</sup> Icc active while Embedded Algorithm (program or erase) is in progress.

### **■ AC CHARACTERISTICS**

#### · Read Only Operations Characteristics

Parameter Symbol		Description	Test Setup		-70 (Note 1)	-90 (Note 2)	-12 (Note 2)	Unit
JEDEC	Standard	•		-	(NOTE 1)	(140te 2)	(NOLE 2)	
tavav	trc	Read Cycle Time	_	Min.	70	90	120	ns
tavqv	tacc	Address to Output Delay	ess to Output Delay $\frac{\overline{CE} = V_{IL}}{\overline{OE} = V_{IL}}$ Max		70	90	120	ns
telov	tce	Chip Enable to Output Delay	hip Enable to Output Delay $\overline{OE} = V_{IL}$ Max		70	90	120	ns
tgrav	toe	Output Enable to Output Delay	_	Мах.	30	35	50	ns
tehoz	tor	Chip Enable to Output High-Z	_	Мах.	20	20	30	ns
tgнqz	tor	Output Enable to Output High-Z	_	Мах.	20	20	30	ns
taxox	tон	Output Hold Time From Addresses, CE or OE, Whichever Occurs First	_	Min.	0	0	0	ns
_	tready	RESET Pin Low to Read Mode	_	Мах.	20	20	20	μs
	telfl telfh	CE or BYTE Switching Low or High		Мах.	5	5	5	ns

### Notes: 1. Test Conditions:


Output Load: 1 TTL gate and 100 pF Input rise and fall times: 5 ns Input pulse levels: 0.0 V to 3.0 V Timing measurement reference level

Input: 1.5 V Output: 1.5 V

#### 2. Test Conditions:

Output Load: 1 TTL gate and 100 pF Input rise and fall times: 20 ns Input pulse levels: 0.45 V to 2.4 V Timing measurement reference level

Input: 0.8 and 2.0 V Output: 0.8 and 2.0 V



# Write/Erase/Program Operations Alternate WE Controlled Writes

Parameter Symbol		Description			-70	-90	-12	Unit
JEDEC Standard								
tavav	twc	Write Cycle	Time (Note 3)	Min.	70	90	120	ns
tavwl	tas	Address Set	up Time	Min.	0	0	0	ns
twLax	tан	Address Ho	d Time	Min.	45	45	50	ns
tоvwн	tos	Data Setup	Time	Min.	30	45	50	ns
twndx	tон	Data Hold T	me	Min.	0	0	0	ns
_	toes	Output Enak	ole Setup Time (Note 3)	Min.	0	0	0	ns
		Output	Read (Note 3)	Min.	0	0	0	ns
_	toeh	Enable Hold Time	Toggle and Data Polling (Note 3)	Min.	10	10	10	ns
†GHWL	tgHwL	Read Recov	rer Time Before Write	Min.	0	0	0	ns
telwl	tcs	CE Setup Ti	me	Min.	0	0	0	ns
twheh	tсн	CE Hold Time		Min.	0	0	0	ns
twLwH	twp	Write Pulse	Write Pulse Width		35	45	50	ns
twhwL	twpн	Write Pulse Width High		Min.	20	20	20	ns
twhwh1	twhwh1	Byte Programming Operation		Тур.	8	8	8	μs
1	twнwн2 Erase Operation (Note 1)	Тур.	1	1	1	sec		
twHwH2	twhwh2	Erase Opera	ation (Note 1)	Мах.	15	15	15	sec
_	tvcs	Vcc Setup T	me (Note 3)	Min.	50	50	50	μs
_	tvlht	Voltage Transition Time (Notes 2, 3)		Min.	4	4	4	μs
_	twpp	Write Pulse Width (Note 2)			100	100	100	μs
_	toesp	OE Setup Time to WE Active (Notes 2, 3)		Min.	4	4	4	μs
_	tosp	CE Setup Time to WE Active (Note 3)		Min.	4	4	4	μs
_	tap	RESET Pulse Width		Min.	500	500	500	ns
_	<b>t</b> FLQZ	BYTE Switching Low to Output High-Z (Notes 3, 4)		Мах.	20	30	30	ns
_	tBUSY	Program/Era	Program/Erase Valid to RY/BY Delay (Note 3)			35	50	ns

Notes: 1. This does not include the preprogramming time.

- 2. These timings are for Sector Protection operation.
- 3. Not 100% tested.
- 4. Output Driver Disable Time.

## 


Parameter Symbol		Dan animation			7.0		40	11
JEDEC	Standard	Description			-70	-90	-12	Unit
tavav	twc	Write Cycle Tim	e (Note 2)	Min.	70	90	120	ns
tavel	tas	Address Setup	Time	Min.	0	0	0	ns
<b>T</b> ELAX	tан	Address Hold T	ime	Min.	45	45	50	ns
tovен	tos	Data Setup Tim	е	Min.	30	45	50	ns
<b>t</b> EHDX	tон	Data Hold Time		Min.	0	0	0	ns
_	toes	Output Enable 9	Setup Time	Min.	0	0	0	ns
		Output Enable	Read (Note 2)	Min.	0	0	0	ns
_	toeh	Hold Time (Note 2)	Toggle and Data Polling	Min.	10	10	10	ns
<b>t</b> GHEL	tghel	Read Recover	Read Recover Time Before Write		0	0	0	ns
twlel	tws	WE Setup Time		Min.	0	0	0	ns
tенwн	twн	WE Hold Time		Min.	0	0	0	ns
<b>t</b> ELEH	tcp	CE Pulse Width		Min.	35	45	50	ns
<b>t</b> ehel	tсрн	CE Pulse Width	CE Pulse Width High		20	20	20	ns
twnwn1	twhwh1	Byte Programm	ing Operation	Тур.	8	8	8	μs
1	_	5 O ( A) ( A)		Тур.	1	1	1	sec
₹wнwн2	twhwh2	Erase Operation	Erase Operation (Note 1)		15	15	15	sec
_	tvcs	Vcc Setup Time (Note 2)		Тур.	50	50	50	μs
_	<b>t</b> RP	RESET Pulse Width		Min.	500	500	500	ns
_	tflaz	BYTE Switching Low to Output High-Z (Note 2)		Мах.	20	30	30	ns
_	tBUSY	Program/Erase	Program/Erase Valid to RY/BY Delay (Note 2)		30	35	50	ns


Notes: 1. This does not include the preprogramming time.


2. Not 100% tested.

### **■ SWITCHING WAVEFORMS**

· Key to Switching Waveforms








Notes: 1. PA is address of the memory location to be programmed.

- 2. PD is data to be programmed at byte address.
- 3.  $\overline{DQ}_7$  is the output of the complement of the data written to the device.
- 4. Dout is the output of the data written to the device.
- 5. Figure indicates last two bus cycles out of four bus cycle sequence.
- 6. These waveforms are for the ×16 mode.


Figure 6 Alternate WE Controlled Program Operation Timings





Notes: 1. PA is address of the memory location to be programmed.


- 2. PD is data to be programmed at byte address.
- 3.  $\overline{DQ}_7$  is the output of the complement of the data written to the device.
- 4. Dout is the output of the data written to the device.
- 5. Figure indicates last two bus cycles out of four bus cycle sequence.
- 6. These waveforms are for the ×16 mode.


Figure 7 Alternate CE Controlled Program Operation Timings


























Table 9 Embedded Programming Algorithm

Bus Operation	Command Sequence	Comment
Standby*	_	_
Write	Program	Valid Address/Data Sequence
Read	_	Data Polling to Verify Programming
Standby*	_	Compare Data Output to Data Expected

<sup>\*:</sup> Device is either powered-down, erase inhibit or program inhibit.





Table 10 Embedded Erase Algorithm


Bus Operation	Command Sequence	Comment
Standby*	_	_
Write	Erase	_
Read	_	Data Polling to Verify Erasure
Standby*	_	Compare Output to FFH

<sup>\* :</sup> Device is either powered-down, erase inhibit or program inhibit.




Note: DQ7 is rechecked even if DQ5 = "1" because DQ7 may change simultaneously with DQ5.


Figure 19 Data Polling Algorithm



Note:  $DQ_6$  is rechecked even if  $DQ_5$  = "1" because  $DQ_6$  may stop toggling at the same time as  $DQ_5$  changing to "1".

Figure 20 Toggle Bit Algorithm





### ■ ERASE AND PROGRAMMING PERFORMANCE

Parameter	Limit		Unit	Comment	
Farameter	Min.	Тур.	Max.	Unit	Comment
Sector Erase Time	_	1	15	sec	Excludes 00H programming prior to erasure
Byte Programming Time	_	8	500	μs	Excludes system-level overhead
Chip Programming Time	_	4.2	25	sec	Excludes system-level overhead
Erase/Program Cycle	100,000	_	<del>-</del>	Cycles	

### **■ TSOP PIN CAPACITANCE**

Parameter Symbol	Parameter Description	Test Setup	Тур.	Max.	Unit
Сім	Input Capacitance	VIN = 0	8	9	pF
Соит	Output Capacitance	<b>V</b> оит = <b>0</b>	8	10	pF
C <sub>IN2</sub>	Control Pin Capacitance	V <sub>IN</sub> = 0	8.5	11.5	pF

Notes: 1. Sampled, not 100% tested.

2. Test conditions  $T_A = 25$ °C, f = 1.0 MHz


### **■ SOP PIN CAPACITANCE**


Parameter Symbol	Parameter Description	Test Setup	Тур.	Max.	Unit
Сім	Input Capacitance	VIN = 0	7.5	9	pF
Соит	Output Capacitance	Vout = 0	8	10	pF
C <sub>IN2</sub>	Control Pin Capacitance	V <sub>IN</sub> = 0	8.5	11	pF

Notes: 1. Sampled, not 100% tested.


2. Test conditions T<sub>A</sub> = 25°C, f = 1.0 MHz

#### **■ TYPICAL CHARACTERISTICS CURVES**







### ■ PACKAGE DIMENSIONS



#### (Continued)



#### (Continued)



### **FUJITSU LIMITED**

For further information please contact:

#### Japan

FUJITSU LIMITED
Corporate Global Business Support Division
Electronic Devices
KAWASAKI PLANT, 4-1-1, Kamikodanaka
Nakahara-ku, Kawasaki-shi
Kanagawa 211-88, Japan

Tel: (044) 754-3763 Fax: (044) 754-3329

#### North and South America

FUJITSU MICROELECTRONICS, INC. Semiconductor Division 3545 North First Street San Jose, CA 95134-1804, U.S.A.

Tel: (408) 922-9000 Fax: (408) 432-9044/9045

### **Europe**

FUJITSU MIKROELEKTRONIK GmbH Am Siebenstein 6-10 63303 Dreieich-Buchschlag Germany

Tel: (06103) 690-0 Fax: (06103) 690-122

#### **Asia Pacific**

FUJITSU MICROELECTRONICS ASIA PTE. LIMITED #05-08, 151 Lorong Chuan New Tech Park

Singapore 556741 Tel: (65) 281-0770 Fax: (65) 281-0220

#### All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information and circuit diagrams in this document presented as examples of semiconductor device applications, and are not intended to be incorporated in devices for actual use. Also, FUJITSU is unable to assume responsibility for infringement of any patent rights or other rights of third parties arising from the use of this information or circuit diagrams.

FUJITSU semiconductor devices are intended for use in standard applications (computers, office automation and other office equipment, industrial, communications, and measurement equipment, personal or household devices, etc.).
CAUTION:

Customers considering the use of our products in special applications where failure or abnormal operation may directly affect human lives or cause physical injury or property damage, or where extremely high levels of reliability are demanded (such as aerospace systems, atomic energy controls, sea floor repeaters, vehicle operating controls, medical devices for life support, etc.) are requested to consult with FUJITSU sales representatives before such use. The company will not be responsible for damages arising from such use without prior approval.

Any semiconductor devices have inherently a certain rate of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Control Law of Japan, the prior authorization by Japanese government should be required for export of those products from Japan.

#### F9706

© FUJITSU LIMITED Printed in Japan