Signetics

SCN8031AH/SCN8051AH Single-Chip 8-Bit Microcontroller

Product Specification

Microprocessor Division

DESCRIPTION

The Signetics SCN8031AH/SCN8051AH is a high-performance microcontroller fabricated using the Signetics highly reliable +5V, depletion-load, N-channel, silicon-gate, N500 MOS process technology. It provides the hardware features, architectural enhancements and instructions that are necessary to make it a powerful and cost-effective controller for applications requiring up to 64K bytes of program memory and/or up to 64K bytes of data storage.


The SCN8051AH contains a 4K X 8 read-only program memory, a 128 X 8 read/write data memory, 32 I/O lines, two 16-bit timer/counters, a five-source two-priority-level nested interrupt structure, a serial I/O port for either multiprocessor communications, I/O expansion, or full-duplex UART, and on-chip oscillator and clock circuits. The SCN-8031AH is identical, except that it lacks the program memory. For systems that require extra capability, the SCN8051AH can be expanded using standard TTL compatible memories and byte oriented peripheral controllers.

The SCN8051AH microcontroller, like its SCN8048 predecessor, is efficient both as a controller and as an arithmetic processor. It has extensive facilities for binary and BCD arithmetic and excels in bit-handling capabilities. Efficient use of program memory results from an instruction set consisting of 44% one-byte, 41% two-byte, and 15% three-byte instructions. With a 12MHz crystal, 58% of the instructions execute in 1µs, 40% in 2µs and multiply and divide require only 4µs.


FEATURES

- Reduced supply current
- 4K X 8 ROM (SCN8051AH)
- 128 X 8 RAM
- Four 8-bit ports, 32 I/O lines
- Two 16-bit timer/event
- High-performance full-duplex serial channel
- External memory expandable to 128K
- Boolean processor
- Industry standard 8051 architecture:
 - Non-paged jumps
 - Direct addressing
 - Four 8-register banks
 - Stack depth up to 128-bytes
- Multiply, divide, subtract, compare
- Most instructions execute
 in tus
- 4µs multiply and divide

LOGIC SYMBOL




PIN CONFIGURATION




Single-Chip 8-Bit Microcontroller

SCN8031AH/SCN8051AH



BLOCK DIAGRAM



SCN8031AH/SCN8051AH

PIN DESCRIPTION

	PIN NO.		TYPE	NAME AND FUNCTION		
MNEMONIC	DIP LCC		TYPE			
V _{SS}	20	22	T	Ground: 0V reference.		
Vcc	40	44	l	Power Supply: This is the power supply voltage for normal, idle, and power-down operation.		
P0.0-P0.7	39-32		1/0	Port 0: Port 0 is an open-drain, bidirectional I/O port. Port 0 pins that have 1s written to them float and can be used as high-impedance inputs. Port 0 is also the multiplexed low-order address and data bus during accesses to external program and data memory. In this application, it uses strong internal pullups when emitting 1s. Port 1: Port 1 is an 8-bit bidirectional I/O port with internal pull-ups. Port 1 pins that		
P1.0-P1.7	1-8	2-9	1/0	have 1s written to them are pulled high by the internal pullups and call be used as inputs. As inputs, port 1 pins that are externally pulled low will source current because of the internal pull-ups. (See DC Electrical Characteristics: I _{II}).		
P2.0-P2.7	21-28	24-31	1/0	Port 2: Port 2 is an 8-bit bidirectional I/O port with internal pull-ups. Port 2 pins that have 1s written to them are pulled high by the internal pullups and can be used as inputs. As inputs, port 2 pins that are externally being pulled low will source current because of the internal pullups. (See DC Electrical Characteristics: I _{IL}). Port 2 emits the high-order address byte during fetches from external program memory and during accesses to external data memory that use 16-bit addresses (MOVX @DPTR). In this application, it uses strong internal pull-ups when emitting 1s. During accesses to exter- nal data memory that use 8-bit addresses (MOVX @RI), port 2 emits the contents of the P2 special function register.		
P3.0-P3.7	10–17	11, 13–19	1/0	Port 3: Port 3 is an 8-bit bidirectional I/O port with internal pullups. Port 3 pins that have 1s written to them are pulled high by the internal pullups and can be used as inputs. As inputs, port 3 pins that are externally being pulled low will source current because of the pull-ups. (See DC Electrical Characteristics: I _{IL}). Port 3 is also used for the special features listed below:		
	10 11 12 13 14 15 16 17	11 13 14 15 16 17 18 19	-000	RxD (P3.0): Serial input port TXD (P3.1): Serial output port INTO (P3.2): External interrupt INT1 (P3.3): External interrupt T0 (P3.4): Timer 0 external input T1 (P3.5): Timer 1 external input WR (P3.6): External data memory write strobe RD (P3.7): External data memory read strobe		
RST	9	10	1	Reset: A high on this pin for two machine cycles while the oscillator is running, resets the device. An internal diffused resistor to V _{SS} permits a power-on reset using only an external capacitor to V _{CC} .		
ALE	30	33	1/0	Address Latch Enable: Output pulse for latching the low byte of the address during an access to external memory. In normal operation, ALE is emitted at a constant rate of 1/6 the oscillator frequency, and can be used for external timing or clocking. Note that one ALE pulse is skipped_during_each access to external data memory.		
PSEN	29	32	0	Program Store Enable: The read strobe to external program memory. When the device is executing code from external program memory, PSEN is activated twice each machine cycle, except that two PSEN activations are skipped during each access to external data memory. PSEN is not activated during fetches from internal program memory.		
ĒĀ	31	35	1	External Access Enable: EA must be externally held low to enable the device to fetch code from external program memory locations 0000H and 0FFFH. If EA is held high, the device executes from internal program memory unless the program counter contains an address greater than 0FFFH.		
XTAL1	19	21	1	Crystal 1: Input to the inverting oscillator amplifier.		
XTAL2	18	20	0	Crystal 2: Output from the inverting oscillator amplifier and input to the internal clock generator circuits.		

Single-Chip 8-Bit Microcontroller

SCN8031AH/SCN8051AH

OSCILLATOR CHARACTERISTICS

XTAL1 and XTAL2 are the input and output, respectively, of an inverting amplifier. The pins can be configured for use as an on-chip oscillator, as shown in the logic symbol, page 1.

To drive the device from an external clock source, XTAL2 should be driven while XTAL1 is left unconnected. There are no requirements on the duty cycle of the external clock signal, because the input to the internal clock circuitry is through a divide-by-two flip-flop. However, minimum and maximum high and low times specified in the data sheet must be observed.

DESIGN CONSIDERATIONS

At power-on, the voltage on VCC and RST should come up at the same time for a proper start-up.

ABSOLUTE MAXIMUM RATINGS1, 2, 3

PARAMETER	RATING	UNIT
Storage temperature range	-65 to +150	°C
All voltages with respect to ground	-0.5 to +7.0	V
Power dissipation	1.0	w

DC ELECTRICAL CHARACTERISTICS T_A = 0°C to +70°C , V_{CC} = 4.5 to 5.5V, V_{SS} = 0V4, 5

Symbol	Parameter	Test Conditions	Li	Γ	
		Test Conditions	Min	Max	Unit
VIL	Input low voltage		-0.5	0.8	V
V _{IH}	Input high voltage, except RST and XTAL2		2	V _{CC} +0.5	V
V _{IH1}	Input high voltage to RST for reset, XTAL2	XTAL1 to V _{SS}	2.5		V
V _{OL}	Output low voltage, ports 1, 2, 36	I _{OL} = 1.6mA		 	v
V _{OL1}	Output low voltage, port 0, ALE, PSEN6	I _{OL} = 3.2mA	***	0.45	v
V _{OH}	Output high voltage, ports 1, 2, 3	I _{OH} = -80μA	2.4	-	V
V _{OH1}	Output high voltage port 0, ALE, PSEN)3	I _{OH} = -400µA	2.4		v
I _{IL}	Logical 0 input current, ports 1, 2, 3	V _{IN} = 0.45V		-500	μА
liH1	Input high curent to RST for reset	V _{IN} < V _{CC} - 1.5V		500	μА
լը	Input leakage current, port 0, EA	0.45 < V _{IN} < V _{CC}		±10	μА
I _{IL2}	Logical 0 input current for XTAL2	XTAL1 - VSS, VIN - 0.45V	· · · · · · · · · · · · · · · · · · ·	-3.2	mA
loc	Power supply current:	All outputs disconnected and EA = V _{CC}		125	mA
C _{IO}	Pin capacitance			10	ρF

$T_A = -40^{\circ}C$ to $+85^{\circ}C$ - Extended temperature range - SCN8051HAC only

VIH	Input high voltage, except RST and XTAL2		2.2	V _{CC} +0.5	l v
VIH1	Input high voltage to RST for reset, XTAL2	XTAL1 to V _{SS}	2.7		v
lcc	Power supply current:	All outputs disconnected and EA - V _{CC}		175	mA

- Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any conditions other than those described in the AC and DC Electrical Characteristics section of this specification is not implied.
- For operating at elevated temperatures, the device must be derated based on +150°C maximum junction temperature.
- This product includes circuitry specifically designed for the protection of its internal devices from the damaging effects of excessive static charge. Nonetheless, it is suggested that conventional precautions be taken to avoid applying voltages greater than the rated maxima.
- charge. Nonemeless, it is suggested that conventional prevalutions be taken to across applying voltages greater than the rate of parameters are valid over operating temperature range unless otherwise specified.

 All voltage measurements are referenced to ground. For testing, all input signals swing between 0.45V and 2.4V with a transition time of 20ns maximum. All time measurements are referenced at input voltages of 0.8V and 2.0V and at output voltages of 0.8V and 2.0V as
- VOL is degraded when the device rapidly discharges external capacitance. This AC noise is most pronounced during emission of address data. When using external memory, locate the latch or buffer as close to the device as possible.

 Emitting Degraded

Datum I/O Lines VOL (Peak Max) Address P2, P0 Write Data O RV P1, P3, ALE 7. CL = 100pF for port 0, ALE and PSEN outputs; CL = 80pF for all other ports. 0.8V

Single-Chip 8-Bit Microcontroller

SCN8031AH/SCN8051AH

AC ELECTRICAL CHARACTERISTICS TA - 0°C to +70°C or -40°C to +85°C, V_{CC} - 5V ±20%, V_{SS} - 0V¹, 2

SYMBOL		PARAMETER	12MHz CLOCK		VARIABLE CLOCK		UNIT
	FIGURE		Min	Max	Min	Max	3,411
Program	Memory			7			
1/t _{CLCL}	1	Oscillator frequency: Speed Versions SCN8051 C SCN8051 F			3.5 3.5	12 15	MHz MHz
		CONTROL	127	 	2t _{CLCL} -40	- 10	ns
t _{LHLL}	1	ALE pulse width Address valid to ALE low	43		t _{CLCL} -40		ns
t _{AVLL}	1	Address hold after ALE low	48	 	t _{CLCL} -35		ns
tLLAX	1	ALE low to valid instruction in	+	233	TOLOL GO	4t _{CLCL} -100	ns
tLLIV	-		58	200	125	NOLOL 133	ns
t _{LLPL}	1	ALE low to PSEN low			t _{CLCL} -25		ns
t _{PLPH}	1	PSEN pulse width	215	405	3t _{CLCL} -35	04 105	
t _{PLIV}	1	PSEN low to valid instruction in		125		3t _{CLCL} -125	ns
t _{PXIX}	1	Input instruction hold after PSEN	0		0		ns
†PXIZ	1	Input instruction float after PSEN		63	 	t _{CLCL} -20	ns
tAVIV	1	Address to valid instruction in		302		5t _{CLCL} -115	ns
tPLAZ	1	PSEN low to address float		20		20	ns
tPXAV	1	PSEN to address valid	75	<u> </u>	t _{CLCL} -8		ns
Data Mer	nory						Γ
t _{RLRH}	2, 3	RD pulse width	400		6t _{CLCL} -100		ns
twLwH	2, 3	WR pulse width	400		6t _{CLCL} -100		ns
t _{RLDV}	2, 3	RD low to valid data in		252		5t _{CLCL} -165	ns
tRHDX	2, 3	Data hold after RD	0	<u> </u>	0		ns
tRHDZ	2, 3	Data float after RD		97		2t _{CLCL} -70	ns
tLLDV	2, 3	ALE low to valid data in		517		8t _{CLCL} -150	ns
tAVDV	2, 3	Address to valid data in		585		9t _{CLCL} -165	ns
tLLWL	2, 3	ALE low to RD or WR low	200	300	3t _{CLCL} -50	3t _{CLCL} +50	ns
tavwL	2, 3	Address valid to WR low or RD low	203		4t _{CLCL} -130		ПS
tovwx	2, 3	Data valid to WR transition	23		t _{CLCL} -60		ns
tavwh	2, 3	Data vaid to WR high	433		7t _{CLCL} -150		ns
twhox	2, 3	Data hold after WR	33		t _{CLCL} ~8		ns
tRLAZ	2, 3	RD low to address float		20		20	ns
twhih	2, 3	RD or WR high to ALE high	43	123	t _{CLCL} -40	t _{CLCL} +40	ns
External				.4			
tchcx	5	High time	20		20		ns
tolox	5	Low time	20		20		ns
tCLCH	5	Rise time		20		20	ns
tCHCL	5	Fall time		20	<u> </u>	20	ns
Shift Reg	ister						
tXLXL	4	Serial port clock cycle time	1.0	<u> </u>	12t _{CLCL}		μs
tovxH	4	Output data setup to clock rising edge	700		10t _{CLCL} -133		ns
txHQX	4	Output data hold after clock rising edge	50		2t _{CLCL} -117		ns
txHDX	4	Input data hold after clock rising edge	0		0		ns
tXHDV	4	Clock rising edge to input data valid	l	700		10t _{CLCL} -133	ns

Parameters are valid over operating temperature range unless otherwise specified.
 Load capacitance for port 0, ALE, and PSEN = 100pF, load capacitance for all other outputs = 80pF.

EXPLANATION OF THE AC SYMBOLS

Each timing symbol has five characters. The first character is always 't' (- time). The other characters, depending on their positions, indicate the name of a signal or the logical status of that signal. The designations are:

A - Address

C - Clock

D - Input data

H - Logic level high

I - Instruction (program memory contents)

L - Logic level low, or ALE

P- PSEN

Q - Output data

R - RD signal

t - Time V - Valid

W - WR signal

X - No longer a valid logic level

Examples: $t_{\mbox{AVLL}}$ - Time for address valid to ALE low.

t_{LLPL} - Time for ALE low to PSEN low.




Figure 1. External Program Memory Read Cycle




Figure 2. External Data Memory Read Cycle




Figure 3. External Data Memory Write Cycle




Figure 4. Shift Register Mode Timing

SCN8031AH/SCN8051AH




Figure 5. External Clock Drive





Figure 6. AC Testing Input/Output



For timing purposes, a port is no longer floating when a 100mV change from load voltage occurs, and begins to float when a 100mV change from the loaded VoH/VoL level occurs.¹OH/loL≥±20mA.

Figure 7. Float Waveform




Figure 8. I_{CC} Test Condition, Active Mode All other pins are disconnected




Figure 9. Clock Signal Waveform for I $_{CC}$ Tests in Active and Idle Modes $t_{CLCH} = t_{CHCL} = 5ns$