



Buy







**TPL5010** 

#### SNAS651-JANUARY 2015

# **TPL5010 Nano-power System Timer with Watchdog Function**

#### 1 Features

- Supply Voltage from 1.8V to 5.5V
- Current Consumption at 2.5V 35nA (typ)
- Selectable Time Intervals 100ms to 7200s
- Timer Accuracy 1% (typ)
- **Resistor Selectable Time Interval**
- Watchdog Functionality
- Manual Reset

#### Applications 2

- **Battery Powered Systems**
- Internet of Things (IoT)
- Intruder Detection
- **Tamper Detection**
- Home Automation Sensors
- Thermostats
- Consumer Electronics
- **Remote Sensors**
- White Goods

# 3 Description


The TPL5010 Nano Timer is a low power timer with a watchdog feature ideal for system wake up in duty cycled or battery powered applications. In such systems the µC timer can be used for system wakeup, but if the timer sleep current is high, up to 60-80% of the total system current can be consumed by the µC timer in this sleep mode. Consuming only 35nA, the TPL5010 can replace the functionality of the integrated  $\mu C$  timer and allow the  $\mu C$  to be placed in a much lower power mode. Such power savings enable the use of significantly smaller batteries making it well suited for energy harvesting or wireless sensor applications. The TPL5010 provides selectable timing intervals from 100ms to 7200s and is designed for interrupt-driven applications. Some standards (such as EN50271) require implementation of a watchdog for safety and the TPL5010 realizes this watchdog function at almost no additional power consumption. The TPL5010 is available in a 6-pin SOT23 package.

#### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)
TPL5010	SOT23 (6)	3.00 mm x 3.00 mm

(1) For all available packages, see the orderable addendum at the end of the datasheet.

#### Simplified Application Schematic 4



TEXAS INSTRUMENTS

www.ti.com

# **Table of Contents**

1	Fea	tures	1
2	Арр	lications	1
3	Des	cription	1
4	Sim	plified Application Schematic	1
5	Rev	ision History	2
6	Pin	Configuration and Functions	3
7	Spe	cifications	4
	7.1	Absolute Maximum Ratings	4
	7.2	ESD Ratings	4
	7.3	Recommended Operating Ratings	. 4
	7.4	Thermal Information	4
	7.5	Electrical Characteristics	5
	7.6	Timing Requirements	
	7.7	Typical Characteristics	7
8	Deta	ailed Description	8
	8.1	Overview	8


	8.2	Functional Block Diagram	8
	8.3	Feature Description	8
	8.4	Device Functional Modes	9
	8.5	Programming	9
9	App	lication and Implementation	15
	9.1	Application Information	15
	9.2	Typical Application	15
10	Pow	ver Supply Recommendations	17
11	Lay	out	17
	11.1	Layout Guidelines	17
	11.2	Layout Example	17
12	Dev	ice and Documentation Support	18
	12.1	Trademarks	18
	12.2	Electrostatic Discharge Caution	18
	12.3	Glossary	18
13	Mec	hanical, Packaging, and Orderable	
	Info	mation	18

# 5 Revision History

DATE	REVISION	NOTES
January 2015	*	Initial release.



# 6 Pin Configuration and Functions



#### **Pin Functions**

	PIN	TYPE <sup>(1)</sup> DESCRIPTIO		
NO.	NAME	ITPE	DESCRIPTION	APPLICATION INFORMATION
1	VDD	Р	Supply voltage	
2	GND	G	Ground	
3	DELAY/ M_RST	I	Time Interval set and Manual Reset	Resistance between this pin and GND is used to select the time interval. The reset switch is also connected to this pin.
4	DONE	I	Logic Input for watchdog functionality	Digital signal driven by the $\mu$ C to indicate successful processing of the WAKE signal.
5	WAKE	0	Timer output signal generated every t <sub>IP</sub> period.	Digital pulsed signal to wake up the $\mu$ C at the end of the programmed time interval.
6	RSTn	0	Reset Output (open drain output)	Digital signal to RESET the $\mu C,$ pull-up resistance is required

(1) G= Ground, P= Power, O= Output, I= Input.

# 7 Specifications

# 7.1 Absolute Maximum Ratings<sup>(1)</sup>

	MIN	MAX	UNIT
Supply Voltage (VDD-GND)	-0.3	6.0	V
Input Voltage at any pin <sup>(2)</sup>	-0.3	VDD + 0.3	V
Input Current on any pin	-5	+5	mA
Storage Temperature, T <sub>stg</sub>	-65	150	°C
Junction Temperature, TJ <sup>(3)</sup>		150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The voltage between any two pins should not exceed 6V.

(3) The maximum power dissipation is a function of T<sub>J</sub>(MAX), θJA, and the ambient temperature, T<sub>A</sub>. The maximum allowable power dissipation at any ambient temperature is PDMAX = (T<sub>J</sub>(MAX) - T<sub>A</sub>)/ θJA. All numbers apply for packages soldered directly onto a PC board.

# 7.2 ESD Ratings

			VALUE	UNIT
V		Human Body Model, per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±1000	V
V <sub>(ESD)</sub>	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-101 <sup>(2)</sup>	±250	V

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

# 7.3 Recommended Operating Ratings

	MIN	MAX	UNIT
Supply Voltage (VDD-GND)	1.8	5.5	V
Temperature Range	-40	105	°C

### 7.4 Thermal Information

		TPL5010	
	THERMAL METRIC <sup>(1)</sup>	SOT23	UNIT
		6 PINS	
$R_{ extsf{ heta}JA}$	Junction-to-ambient thermal resistance	163	
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	26	
$R_{\theta JB}$	Junction-to-board thermal resistance	57	°C/W
ΨJT	Junction-to-top characterization parameter	7.5	°C/vv
$\Psi_{JB}$	Junction-to-board characterization parameter	57	
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	N/A	

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.



# 7.5 Electrical Characteristics<sup>(1)</sup>

Specifications are for T<sub>A</sub>= 25°C, VDD-GND=2.5 V, unless otherwise stated.

	PARAMETER	TEST CO	NDITIONS	MIN <sup>(2)</sup>	TYP <sup>(3)</sup>	MAX <sup>(2)</sup>	UNIT
POWER SUP	PLY						
IDD	Supply current <sup>(4)</sup>	Operation mode	Operation mode		35	50	nA
		Digital conversion or resistance (Rext)	fexternal		200	400	μA
TIMER							
t <sub>IP</sub>	Time Interval Period	1650 selectable	Min time interval		100		ms
		Time Intervals	Max time interval		7200		s
	Time Interval Setting Accuracy <sup>(5)</sup>	Excluding the precis	ion of Rext		±0.6%		
	Timer Interval Setting Accuracy over supply voltage	1.8V ≤ VDD ≤ 5.5V			±25		ppm/V
tosc	Oscillator Accuracy			-0.5%		0.5%	
	Oscillator Accuracy over temperature <sup>(6)</sup>	-40°C ≤T <sub>A</sub> ≤105°C			±100	±400	ppm/°C
	Oscillator Accuracy over supply voltage	1.8V ≤ VDD ≤ 5.5V			±0.4		%/V
	Oscillator Accuracy over life time <sup>(7)</sup>				0.24%		
t <sub>DONE</sub>	DONE Pulse width <sup>(6)</sup>			100			ns
t <sub>RSTn</sub>	RSTn Pulse width				320		ms
t <sub>WAKE</sub>	WAKE Pulse width				20		ms
t_Rext	Time to convert Rext				100	120	ms
DIGITAL LOO	GIC LEVELS						
VIH	Logic High Threshold DONE pin			0.7xVDD			V
VIL	Logic Low Threshold DONE pin					0.3xVDD	V
VOH	Logic output High Level WAKE pin	lout = 100 µA		VDD-0.3			V
VOH	Logic output high Level WARE pin	lout = 1 mA		VDD-0.7			V
VOL	Logic output Low Level WAKE pin	lout = -100 µA				0.3	V
VOL	Logic output Low Level WARE pin	lout = -1 mA				0.7	V
VOL <sub>RSTn</sub>	RSTn Logic output Low Level	IOL= -1 mA				0.3	V
IOH <sub>RSTn</sub>	RSTn High Level output current	VOH <sub>RSTn</sub> =VDD			1		nA
$VIH_{M_RST}$	Logic High Threshold DELAY/M_RST pin			1.5			V

(1) Electrical Characteristics Table values apply only for factory testing conditions at the temperature indicated. Factory testing conditions result in very limited self-heating of the device such that  $T_J = T_A$ . No specification of parametric performance is indicated in the electrical tables under conditions of internal self-heating where  $T_J > T_A$ . Absolute Maximum Ratings indicate junction temperature limits beyond which the device may be permanently degraded, either mechanically or electrically.

(2) Limits are specified by testing, design, or statistical analysis at 25°C. Limits over the operating temperature range are specified through correlations using statistical quality control (SQC) method.

(3) Typical values represent the most likely parametric norm as determined at the time of characterization. Actual typical values may vary over time and will also depend on the application and configuration. The typical values are not tested and are not specified on shipped production material.

(4) The supply current excludes load and pull-up resistor current. Input pins are at GND or VDD.

(5) The accuracy for time interval settings below 1second is ±100ms.

(6) This parameter is specified by design and/or characterization and is not tested in production.

(7) Operational life time test procedure equivalent to 10 years.

# 7.6 Timing Requirements


			MIN <sup>(1)</sup> NOM <sup>(2)</sup> MAX <sup>(1)</sup>	UNIT
tr <sub>RSTn</sub>	Rise Time RSTn <sup>(3)</sup>	Capacitive load 50 pF, Rpull-up $100k\Omega$	11	μs
tf <sub>RSTn</sub>	Fall Time RSTn <sup>(3)</sup>	Capacitive load 50 pF, Rpull-up $100k\Omega$	50	ns
tr <sub>WAKE</sub>	Rise Time WAKE <sup>(3)</sup>	Capacitive load 50 pF	50	ns
tf <sub>WAKE</sub>	Fall Time WAKE <sup>(3)</sup>	Capacitive load 50 pF	50	ns
	DONE to RSTn or WAKE to DONE	Min delay <sup>(4)</sup>	100	ns
tD <sub>DONE</sub>	delay	Max delay <sup>(4)</sup>	t <sub>IP</sub> - 20ms	ms
t <sub>M_RST</sub>	Valid Manual Reset	Observation time 30ms	20	ms
t <sub>DB</sub>	De-bounce Manual Reset		20	ms

(1) Limits are specified by testing, design, or statistical analysis at 25°C. Limits over the operating temperature range are specified through correlations using statistical quality control (SQC) method.

(2) Typical values represent the most likely parametric norm as determined at the time of characterization. Actual typical values may vary over time and will also depend on the application and configuration. The typical values are not tested and are not specified on shipped production material.

(3) This parameter is specified by design and/or characterization and is not tested in production.


(4) In case of RSTn from its falling edge, in case of WAKE, from its rising edge.







# 7.7 Typical Characteristics



**TPL5010** SNAS651 – JANUARY 2015




### 8 Detailed Description

#### 8.1 Overview

The TPL5010 is a system wakeup timer with a watchdog feature, ideal for low power applications. TPL5010 is ideal for use in interrupt-driven applications and provides selectable timing from 100ms to 7200s.

#### 8.2 Functional Block Diagram



#### 8.3 Feature Description

The DONE, WAKE and RSTn signals are used to implement the watchdog function. The TPL5010 is programmed to issue a periodic WAKE pulse to a  $\mu$ C which is in sleep or standby mode. After receiving the WAKE pulse, the  $\mu$ C must issue a DONE signal to the TPL5010 at least 20ms before the rising edge of the next WAKE pulse. If the DONE signal is not asserted, the TPL5010 asserts the RSTn signal to reset the  $\mu$ C. A manual reset function is realized by momentarily pulling the DELAY/M\_RST pin to VDD.




Figure 8. Watchdog

#### 8.3.1 WAKE

The WAKE pulse is sent out from the TPL5010 when the programmed time interval starts (except at the beginning of the first cycle or if in the previous interval the DONE has not been received).

This signal is normally low.

#### 8.3.2 DONE

The DONE pin is driven by a  $\mu$ C to signal successful processing of the WAKE signal. The TPL5010 recognizes a valid DONE signal as a low to high transition; if two or more DONE signals are received within the time interval, only the first DONE signal is processed.

The DONE signal resets the counter of the watchdog only. If the DONE signal is received when the WAKE is still high, the WAKE will go low as soon as the DONE is recognized.



#### 8.3.3 RSTn

To implement the reset interface between the TPL5010 and the uC a pull-up resistance is required.  $100K\Omega$  is recommended, to minimize current.

During the POR and the reading of the REXT the RSTn signal is LOW.

RSTn is asserted (LOW) for either one of the following conditions:

- 1. If the DELAY/M\_RST pin is high for at least two consecutive cycles of the internal oscillator (approximately 20ms).
- 2. At the beginning of a new time interval if DONE is not received at least 20 ms before the next WAKE rising edge (see Figure 8).

### 8.4 Device Functional Modes

#### 8.4.1 Startup

During startup, after POR, the TPL5010 executes a one-time measurement of the resistance attached to the DELAY/M\_RST pin in order to determine the desired time interval for WAKE. This measurement interval is  $t_{R \ EXT}$ . During this measurement a constant current is temporarily flowing into  $R_{EXT}$ .




Figure 9. Startup

#### 8.4.2 Normal Operating Mode

During normal operating mode, the TPL5010 asserts periodic WAKE pulses in response to valid DONE pulses from the uC. If either a manual reset is applied (logic HIGH on DELAY/M\_RST pin) or the uC does not issue a DONE pulse within the required time, the TPL5010 asserts the RSTn signal to the uC and restarts its internal counters. See Figure 8 and Figure 10.

### 8.5 Programming

#### 8.5.1 Configuring the WAKE Interval with the DELAY/M\_RST Pin

The time interval between 2 adjacent WAKE pulses (rising edges) is selectable through an external resistance ( $R_{EXT}$ ) between the DELAY/M\_RST pin and ground. The value of the resistance  $R_{EXT}$  is converted one time after POR. The allowable range of  $R_{EXT}$  is 500 $\Omega$  to 170k $\Omega$ . At least a 1% precision resistance is recommended. See section *Timer Interval Selection Using External Resistance* on how to set the WAKE pulse interval using  $R_{EXT}$ .

The time between 2 adjacent RESET signals (falling edges) or between a RESET (falling edge) and a WAKE (rising edge) is given by the sum of the programmed time interval and the t<sub>RSTn</sub> (reset pulse width).

#### **Programming (continued)**

#### 8.5.2 Manual Reset

If VDD is connected to the DELAY/M\_RST pin, the TPL5010 recognizes this as a manual reset condition. In this case the time interval is not set. If the manual reset is asserted during the POR or during the reading procedure, the reading procedure is aborted and is re-started as soon as the manual reset switch is released. A pulse on the DELAY/M\_RST pin is recognized as a valid manual reset only if it lasts at least 20ms (observation time is 30ms).

A valid manual reset resets all the counters inside the TPL5010. The counters restart only when the high digital voltage at DELAY/M\_RST is removed and the next t<sub>RSTn</sub> is elapsed.




Figure 10. Manual Reset

#### 8.5.2.1 DELAY/M\_RST

A resistance in the range between  $500\Omega$  and  $170k\Omega$  needs to be connected in order to select a valid time interval. At the POR and during the reading of the resistance the DELAY/M\_RST is connected to an analog signal chain though a mux. After the reading of the resistance the analog circuit is switched off and the DELAY/RST is connected to a digital circuit.

The manual reset detection is supported with a de-bounce feature which makes the TPL5010 insensitive to the glitches on the DELAY/M\_RST pin. When a valid manual reset signal is asserted on the DELAY/M\_RST pin, the RSTn signal is asserted LOW after a delay of  $t_{M_RST}$ . It remains LOW after a valid manual reset is asserted +  $t_{DB}$  +  $t_{RSTn}$ . Due to the asynchronous nature of the manual reset signal and its arbitrary duration, the LOW status of the RSTn signal maybe affected by an uncertainty of about ±5ms.

A valid manual reset puts all the digital output signals at their default values:

- WAKE = LOW
- RSTn = asserted LOW

#### 8.5.2.2 Circuitry

The manual reset may be implemented using a switch (momentary mechanical action). The TPL5010 offers 2 possible approaches according to the power consumption constraints of the application.



### **Programming (continued)**




Figure 11. Manual Reset with SPST Switch

For use cases that do not require the lowest power consumption, using a single pole single throw switch may offer a lower cost solution. The DELAY/M\_RST pin may be directly connected to VDD with  $R_{EXT}$  in the circuit. The current drawn from the supply voltage during the reset is given by VDD/ $R_{EXT}$ .




Figure 12. Manual Reset with SPDT Switch

The reset function may also be asserted by switching DELAY/M\_RST from  $R_{EXT}$  to VDD using a single pole double throw switch, which will provide a lower power solution for the manual reset, because no current flows.

#### 8.5.3 Timer Interval Selection Using External Resistance

In order to set the time interval, the external resistance R<sub>EXT</sub> is selected according the following formula:

$$R_{EXT} = 100 \left( \frac{-b + \sqrt{b^2 - 4a(c - 100 T)}}{2a} \right)$$

Where:

- T is the desired time interval in seconds.
- **R**<sub>EXT</sub> is the resistance value to use in Ω.
- **a**,**b**,**c** are coefficients depending on the range of the time interval.

(1)

(2)

# Programming (continued)

SET	Time interval Range (s)	а	b	c
1	1 <t≤ 5<="" td=""><td>0.2253</td><td>-20.7654</td><td>570.5679</td></t≤>	0.2253	-20.7654	570.5679
2	5 <t≤ 10<="" td=""><td>-0.1284</td><td>46.9861</td><td>-2651.8889</td></t≤>	-0.1284	46.9861	-2651.8889
3	10 <t≤ 100<="" td=""><td>0.1972</td><td>-19.3450</td><td>692.1201</td></t≤>	0.1972	-19.3450	692.1201
4	100 <t≤ 1000<="" td=""><td>0.2617</td><td>-56.2407</td><td>5957.7934</td></t≤>	0.2617	-56.2407	5957.7934
5	T> 1000	0.3177	-136.2571	34522.4680

#### Table 1. Coefficients for Equation 1

#### EXAMPLE

Required time interval: 8s

The coefficient set to be selected is the number 2. The formula becomes

$$R_{EXT} = 100 \left( \frac{46.9861 - \sqrt{46.9861^2 + 4*0.1284(-2561.8889 - 100*8)}}{2*0.1284} \right)$$

The resistance value is 10.18 k $\Omega$ .

The following Look-Up-Tables contain example values of  $t_{IP}$  and their corresponding value of  $R_{EXT}$ .

#### Table 2. First 9 Time Intervals

t <sub>IP</sub> (ms)	Resistance (Ω)	Closest Real Value ( $\Omega$ )	Parallel of Two 1% Tolerance Resistors, (kΩ)
100	500	500	1.0 // 1.0
200	1000	1000	-
300	1500	1500	2.43 // 3.92
400	2000	2000	-
500	2500	2500	4.42 // 5.76
600	3000	3000	5.36 // 6.81
700	3500	3500	4.75 // 13.5
800	4000	4000	6.19 // 11.3
900	4500	4501	6.19 // 16.5

# Table 3. Most Common Time Intervals Between 1s to 2h

t <sub>IP</sub>	Calculated Resistance (kΩ)	Closest Real Value (kΩ)	Parallel of Two 1% Tolerance Resistors, (kΩ)
1s	5.20	5.202	7.15 // 19.1
2s	6.79	6.788	12.4 // 15.0
3s	7.64	7.628	12.7// 19.1
4s	8.30	8.306	14.7 // 19.1
5s	8.85	8.852	16.5 // 19.1
6s	9.27	9.223	18.2 // 18.7
7s	9.71	9.673	19.1 // 19.6
8s	10.18	10.180	11.5 // 8.87
9s	10.68	10.68	17.8 // 26.7
10s	11.20	11.199	15.0 // 44.2
20s	14.41	14.405	16.9 // 97.6
30s	16.78	16.778	32.4 // 34.8
40s	18.75	18.748	22.6 // 110.0
50s	20.047	20.047	28.7 // 66.5

t <sub>IP</sub>	Calculated Resistance (kΩ)	Closest Real Value (kΩ)	Parallel of Two 1% Tolerance Resistors, (kΩ)		
1min	22.02	22.021	40.2 // 48.7		
2min	29.35	29.349	35.7 // 165.0		
3min	34.73	34.729	63.4 // 76.8		
4min	39.11	39.097	63.4 // 102.0		
5min	42.90	42.887	54.9 // 196.0		
6min	46.29	46.301	75.0 // 121.0		
7min	49.38	49.392	97.6 // 100.0		
8min	52.24	52.224	88.7 // 127.0		
9min	54.92	54.902	86.6 // 150.0		
10min	57.44	57.437	107.0 // 124.0		
20min	77.57	77.579	140.0 // 174.0		
30min	92.43	92.233	182.0 // 187.0		
40min	104.67	104.625	130.0 // 536.00		
50min	115.33	115.331	150.0 // 499.00		
1h	124.91	124.856	221.0 // 287.00		
1h30min	149.39	149.398	165.0 // 1580.0		
2h	170.00	170.00	340.0 // 340.0		

Table 3. Most Common Time Intervals Between 1s to 2h (continued)

#### 8.5.4 Quantization Error

The TPL5010 can generate 1650 discrete timer intervals in the range of 100ms to 7200s. The first 9 intervals are multiples of 100ms. The remaining 1641 intervals cover the range between 1s to 7200s. Because they are discrete intervals, there is a quantization error associated with each value.

The quantization error can be evaluated according to the following formula:

$$Err = 100 \frac{\left(T_{DESIRED} - T_{ADC}\right)}{T_{DESIRED}}$$
(3)

Where:

$$T_{ADC} = INT \left[ \frac{1}{100} \left( a \frac{R_D^2}{100^2} + b \frac{R_D}{100} + c \right) \right]$$

$$R_D = INT \left[ \frac{R_{EXT}}{100} \right]$$
(4)
(5)

R<sub>EXT</sub> is the resistance calculated with Equation 1 and a,b,c are the coefficients of the equation listed in Table 1.

#### 8.5.5 Error Due to Real External Resistance

 $R_{EXT}$  is a theoretical value and may not be available in standard commercial resistor values. It is possible to closely approach the theoretical  $R_{EXT}$  using two or more standard values in parallel. However, standard values are characterized by a certain tolerance. This tolerance will affect the accuracy of the time interval.

The accuracy can be evaluated using the following procedure:

- 1. Evaluate the min and max values of R<sub>EXT</sub> (R<sub>EXT\_MIN</sub>, R<sub>EXT\_MAX</sub> with Equation 1 using the selected commercial resistance values and their tolerances.
- 2. Evaluate the time intervals (T<sub>ADC MIN</sub>[R<sub>EXT MIN</sub>], T<sub>ADC MAX</sub>[R<sub>EXT MAX</sub>]) with Equation 4.
- 3. Find the errors using Equation 3 with  $T_{ADC_MIN}$ ,  $T_{ADC_MAX}$ .

The results of the formula indicate the accuracy of the time interval.

The example below illustrates the procedure.

• Desired time interval, T\_desired = 600s,

TRUMENTS

XAS

• Required  $R_{EXT}$ , from Equation 1,  $R_{EXT}$ = 57.44k $\Omega$ .

From Table 3 R<sub>EXT</sub> can be built with a parallel combination of two commercial values with 1% tolerance: R1=107k $\Omega$ , R2=124k $\Omega$ . The uncertainty of the equivalent parallel resistance can be found using:

$$uR_{II} = R_{II} \sqrt{\left(\frac{u_{R1}}{R1}\right)^2 + \left(\frac{u_{R2}}{R2}\right)^2}$$
(6)

Where uRn (n=1,2) represent the uncertainty of a resistance,

$$u_{R_n} = Rn \frac{Tolerance}{\sqrt{3}}$$
<sup>(7)</sup>

The uncertainty of the parallel resistance is 0.82%, meaning the value of R<sub>EXT</sub> may range between R<sub>EXT\_MIN</sub> = 56.96 k $\Omega$  and R<sub>EXT\_MAX</sub> = 57.90 k $\Omega$ .

Using these value of  $R_{EXT}$ , the digitized timer intervals calculated with Equation 4 are respectively  $T_{ADC\_MIN} = 586.85s$  and  $T_{ADC\_MAX} = 611.3s$ , giving an error range of -1.88% / +2.19%. The asymmetry of the error range is due to the quadratic transfer function of the resistance digitizer.



# 9 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

#### 9.1 Application Information

In battery powered applications one design constraint is the need for low current consumption. The TPL5010 is ideal for applications where there is a need to monitor environmental conditions at a fixed time interval. Often in these applications a watchdog or other internal timer in a  $\mu$ C is used to implement a wakeup function. Using the TPL5010 to implement the watchdog function will consume only tens of nA, significantly improving the power consumption of the system.

#### 9.2 Typical Application

The TPL5010 can be used in conjunction with environment sensors to build a low power environment datalogger, such as an air quality data-logger. In this application, due to the monitored phenomena, the  $\mu$ C and the front end of the sensor spend most of the time in the idle state, waiting for the next logging interval, usually a few hundred of milliseconds. Figure 13 illustrates a data logging application based on a  $\mu$ C, and a front end for a gas sensor based on the LMP91000.




Figure 13. Data-logger

#### 9.2.1 Design Requirements

The Design is driven by the low current consumption constraint. The data are usually acquired on a rate that ranges between 1s and 10s. The highest necessity is the maximization of the battery life. The TPL5010 helps achieve that goal because it allows putting the  $\mu$ Cin its lowest power mode. The TPL5010 will take care of the watchdog and the timing.




## **Typical Application (continued)**

#### 9.2.2 Detailed Design Procedure

When the main constraint is the battery life, the selection of a low power voltage reference,  $\mu$ C and display is mandatory. The first step in the design is the calculation of the power consumption of the devices in their different mode of operations. For instance the LMP91000 burns most of the power when in gas measurement mode, then according to the connected gas sensor it has 2 idle states (stand-by and deep sleep). The same is true for the  $\mu$ C, such as one of the MSP430 family, which can be placed in one of its lower power modes, such as LMP3.5 or LMP4.5. In this case, the TPL5010 can be used to implement the watchdog and wakeup timing functions.

After the power budget calculation it is possible to select the appropriate time interval which satisfies the application constraints and maximize the life of the battery.

#### 9.2.3 Application Curves





# **10** Power Supply Recommendations

The TPL5010 requires a voltage supply within 1.8V and 5.5V. A multilayer ceramic bypass X7R capacitor of 0.1µF between VDD and GND pin is recommended.

# 11 Layout

#### 11.1 Layout Guidelines

The DELAY/M\_RST pin is sensitive to parasitic capacitance. It is suggested that the traces connecting the resistance on this pin to GROUND be kept as short as possible to minimize parasitic capacitance. This capacitance can affect the initial set up of the time interval. Signal integrity on the WAKE and RSTn pins is also improved by keeping the trace length between the TPL5010 and the  $\mu$ C short to reduce the parasitic capacitance.

### 11.2 Layout Example




Figure 15. Layout



# **12 Device and Documentation Support**

## 12.1 Trademarks

All trademarks are the property of their respective owners.

## **12.2 Electrostatic Discharge Caution**



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

# 12.3 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

# 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



16-Jan-2015

# PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
TPL5010DDCR	ACTIVE	SOT	DDC	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 105	ZAKX	Samples
TPL5010DDCT	ACTIVE	SOT	DDC	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 105	ZAKX	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW**: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between

the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



# PACKAGE OPTION ADDENDUM

16-Jan-2015

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

# TAPE AND REEL INFORMATION





# QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPL5010DDCR	SOT	DDC	6	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPL5010DDCT	SOT	DDC	6	250	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3

TEXAS INSTRUMENTS

www.ti.com

# PACKAGE MATERIALS INFORMATION

16-Jan-2015



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPL5010DDCR	SOT	DDC	6	3000	210.0	185.0	35.0
TPL5010DDCT	SOT	DDC	6	250	210.0	185.0	35.0

DDC (R-PDSO-G6)


PLASTIC SMALL-OUTLINE



Α. All linear dimensions are in millimeters.

- This drawing is subject to change without notice. Β.
- C. Body dimensions do not include mold flash or protrusion.
- D. Falls within JEDEC MO-193 variation AA (6 pin).





NOTES:

A. All linear dimensions are in millimeters.B. This drawing is subject to change without notice.

C. Publication IPC-7351 is recommended for alternate designs.

D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconne	ctivity	

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2015, Texas Instruments Incorporated