MOTOROLA SEMICONDUCTOR TECHNICAL DATA

MOTOROLA SC (TELECOM)

MC3417, MC3517 MC3418, MC3518

Specifications and Applications Information

CONTINUOUSLY VARIABLE SLOPE DELTA MODULATOR/DEMODULATOR

Providing a simplified approach to digital speech encoding/decoding, the MC3517/18 series of CVSDs is designed for military secure communication and commercial telephone applications. A single IC provides both encoding and decoding functions.

- Encode and Decode Functions on the Same Chip with a Digital Input for Selection
- Utilization of Compatible I²L Linear Bipolar Technology
- CMOS Compatible Digital Output
- Digital Input Threshold Selectable (VCC/2 reference provided on chip)
- MC3417/MC3517 has a 3-Bit Algorithm (General Communications)
- MC3418/MC3518 has a 4-Bit Algorithm (Commercial Telephone)

CVSD BLOCK DIAGRAM Encode/ Decode Clock 15 የገ⊿ Dual Input Analog Input .Comparator Analog Feedback 2 Digital 6 or 4 Bit Shift Register Data Input 000000 Digital 12 Threshold Logic Coincidence Output Digital 9 Output Integrator Syllabic Slope Amplifier Filter Polarity 4 Gain Control V_{CC}/2 Switch Output 160 Analog Output Input Input (+) (-)

CONTINUOUSLY VARIABLE SLOPE DELTA MODULATOR/DEMODULATOR

LASER-TRIMMED INTEGRATED CIRCUIT






L SUFFIX CERAMIC PACKAGE CASE 620 P SUFFIX PLASTIC PACKAGE CASE 648

Samuel

DW SUFFIX PLASTIC PACKAGE CASE 751G SO-16L



ORDERING INFORMATION

Device	Package	Temperature Range
MC3417L	Ceramic DIP	0°C to +70°C
MC3418DW	Plastic SOIC	0°C to +70°C
MC3418L	Ceramic DIP	0°C to +70°C
MC3418P	Plastic DIP	0°C to +70°C
MC3517L	Ceramic DIP	-55°C to +125°C
MC3518L	Ceramic DIP	-55°C to +125°C

MAXIMUM RATINGS

MOTOROLA SC (TELECOM)

(All voltages referenced to V_{EE} , $T_A = 25^{\circ}C$ unless otherwise noted.)

Rating	Symbol	Value	Unit	
Power Supply Voltage	Vcc	-0.4 to +18	Vdc	
Differential Analog Input Voltage	VID	± 5.0	Vdc	
Digital Threshold Voltage	V⊤H	-0.4 to V _{CC}	Vdc	
Logic Input Voltage (Clock, Digital Data, Encode/Decode)	V _{Logic}	-0.4 to +18	Vdc	
Coincidence Output Voltage	VO(Con)	-0.4 to +18	Vdc	
Syllabic Filter Input Voltage	VI(Syl)	-0.4 to V _{CC}	Vdc	
Gain Control Input Voltage	VI(GC)	~0.4 to V _{CC}	Vdc	
Reference Input Voltage	VI(Ref)	V _{CC} /2 - 1.0 to V _{CC}	Vdc	
V _{CC} /2 Output Current	l _{Ref}	-25	mA	

ELECTRICAL CHARACTERISTICS

 $(V_{CC} = 12 \text{ V}, V_{EE} = \text{Gnd}, T_A = 0^{\circ}\text{C to } + 70^{\circ}\text{C for MC3417/18}, T_A = -55^{\circ}\text{C to } + 125^{\circ}\text{C for MC3517/18 unless otherwise noted.})$

	Symbol	MC3417/MC3517			M			
Characteristic		Min	Тур	Max	Min	Тур	Max	Unit
Power Supply Voltage Range (Figure 1)	VCCR	4.75	12	16.5	4.75	12	16.5	Vdc
Power Supply Current (Figure 1) (@ Idle Channel)	lcc							mA
(V _{CC} = 5.0 V, All except MC3418P,DW) (V _{CC} = 5.0 V, MC3418P,DW) (V _{CC} = 15 V, All except MC3418P,DW)		_ _	3.7 — 6.0	5.0 — 10	_	3.7 3.7 6.0	5.0 5.5 10	
(V _{CC} = 15 V, MC3418P,DW)					_	6.0	11	
Gain Control Current Range (Figure 2)	IGCR	0.002		3.0	0.002		3.0	mA
Analog Comparator Input Range (Pins 1 and 2) (4.75 V ≤ V _{CC} ≤ 16.5 V)	VI	1.3	_	V _{CC} - 1.3	1.3	_	V _{CC} -1.3	Vdc
Analog Output Range (Pin 7) $(4.75 \text{ V} \leq \text{V}_{CC} \leq 16.5 \text{ V}, \text{I}_{O} = \pm 5.0 \text{ mA})$	v _o	1.3	_	V _{CC} -1.3	1.3	_	V _{CC} - 1.3	Vdc
Input Bias Currents (Figure 3) (Comparator in Active Region)	1IB							μА
Analog Input (I1) Analog Feedback (I2) Syllabic Filter Input (I3) Reference Input (I5)		_ _ _	0.5 0.5 0.06 -0.06	1.5 1.5 0.5 -0.5	_ _ _	0.25 0.25 0.06 -0.06	1.0 1.0 0.3 -0.3	
Input Offset Current	Ιο							μΑ
(Comparator in Active Region) Analog Input/Analog Feedback 11 - 2 Figure 3			0.15	0.6	_	0.05	0.4	
Integrator Amplifier 15 – 16 — Figure 4		_	0.02	0.2	_	0.01	0.1	
Input Offset Voltage V/I Converter (Pins 3 and 4) — Figure 5	VIO	_	2.0	6.0	-	2.0	6.0	mV
Transconductance V/I Converter, 0 to 3.0 mA Integrator Amplifier, 0 to ±5.0 mA Load	gm	0.1 1.0	0.3 10	-	0.1 1.0	0.3 10	_	mA/mV
Propagation Delay Times (Note 1) Clock Trigger to Digital Output (CL = 25 pF to Gnd) Clock Trigger to Coincidence Output (CL = 25 pF to Gnd) (RL = 4.0 kΩ to VCC)	^t PLH ^t PHL ^t PLH ^t PHL	<u>-</u> -	1.0 0.8 1.0 0.8	2.5 2.5 3.0 2.0	= = =	1.0 0.8 1.0 0.8	2.5 2.5 3.0 2.0	μs
Coincidence Output Voltage — Low Logic State (IOL(Con) = 3.0 mA)	V _{OL(Con)}		0.12	0.25		0.12	0.25	Vdc
Coincidence Output Leakage Current — High Logic State (V _{OH} = 15 V, 0°C ≤ T _A ≤ 70°C)	^I OH(Con)	_	0.01	0.5	_	0.01	0.5	μΑ

NOTE 1 All propagation delay times measured 50% to 50% from the negative going (from VCC to +0.4 V) edge of the clock.

ЬЬЕ D ■ 6367253 0088882 014 ■ MOT5

MOTOROLA SC (TELECOM)

ELECTRICAL CHARACTERISTICS (continued)

		MC3417/MC3517			М			
Characteristic	Symbol	Min	Тур	Max	Min	Тур	Max	Unit
Applied Digital Threshold Voltage Range (Pin 12)	V _{TH}	+ 1.2	_	V _{CC} - 2.0	+ 1.2	_	V _{CC} -2.0	Vdc
Digital Threshold Input Current (1.2 V \leq V _{th} \leq V _{CC} - 2.0 V)	li(th)							μΑ
(V _{IL} applied to Pins 13, 14 and 15) (V _{IH} applied to Pins 13, 14 and 15)		_	<u>-10</u>	5.0 - 50	_	 _ 10	5.0 - 50	
Maximum Integrator Amplifier Output Current	lo	± 5.0	_		±5.0	_	_	mA
V _{CC} /2 Generator Maximum Output Current (Source only)	Ref	+ 10	_	_	+ 10	_	-	mA
V _{CC} /2 Generator Output Impedance (0 to +10 mA)	z _{Ref}	_	3.0	6.0		3.0	6.0	Ω
V _{CC} /2 Generator Tolerance {4.75 V ≤ V _{CC} ≤ 16.5 V}	εr	_	_	±3.5	_	_	± 3.5	%
Logic Input Voltage (Pins 13, 14 and 15)								Vdc
Low Logic State High Logic State	V _{IL} VIH	Gnd V _{th} + 0.4		V _{th} = 0.4 18	Gnd V _{th} + 0.4	_	V _{th} -0.4	
Oynamic Total Loop Offset Voltage (Note 2) — Figures 3, 4 and 5	ΣV _{offset}							mV
$I_{GC} = 12 \mu A$, $V_{CC} = 12 V$ $T_{A} = 25^{\circ}C$ (All except 3418P,DW)		_		_	_	±05	± 1.5	
(MC3418P,DW)			_	-	_	± 0.5	± 3.0	
0°C ≤ T _A ≤ +70°C (MC3417/18L) (MC3418P,DW)		_	_	_	_	± 0.75	±2.3	
$-55^{\circ}C \leq T_{A} \leq +125^{\circ}C \text{ (MC3517/18)}$				_	_	± 0.75 ± 1.5	± 3.8 ± 4.0	
$I_{GC} = 33 \mu\text{A}, V_{CC} = 12 \text{V}$						_ 1.5	4.0	
$T_A = 25^{\circ}C$		_	± 2.5	±5.0	_	-	-	
0°C ≤ T _A ≤ +70°C (MC3417/18) -55°C ≤ T _A ≤ +125°C (MC3517/18)			± 3.0	±7.5	_		-	
$I_{GC} = 12 \mu A, V_{CC} = 5.0 \text{ V}$		_	± 4.5	± 10	_	_		
T _A = 25°C (All except MC3418P,DW)		_	_			± 1.0	± 2.0	
(MC3418P,DW)		_	_	_	_	± 1.0	±3.5	
0°C ≤ T _A ≤ +70°C (MC3417/18L)		_		_	_	± 1.3	± 2.8	
(MC3418P,DW) - 55°C \leq T _A \leq + 125°C $(MC3517/18)$		_	_	i — i	_	± 1.3	± 4.3	
$I_{GC} = 33 \mu\text{A}, V_{CC} = 5.0 \text{V}$		_	_	-	_	± 2.5	± 5.0	
$T_A = 25^{\circ}C$			±4.0	±6.0	_		_ [
$0^{\circ}C \leq T_{A} \leq +70^{\circ}C \text{ (MC3417/18)}$			± 4.5	±8.0	_			
$-55^{\circ}\text{C} \le \text{T}_{A} \le +125^{\circ}\text{C} \text{ (MC3517/18)}$			± 5.5	± 10				
Digital Output Voltage (I _{OL} = 3.6 mA)			0.1					Vdc
$(I_{OH} = -0.35 \text{ mA})$	VOH	V _{CC} – 1.0	0.1 V _{CC} ~ 0.2	0.4	Voc = 1.0	0.1 V _{CC} – 0.2	0.4	
Syllabic Filter Applied Voltage (Pin 3)			VCC 0.2			V(() = 0.2		
(Figure 2)	V _{I(Syl)}	+ 3.2		Vcc	+ 3.2	_	vcc	Vdd
ntegrating Current (Figure 2) (IGC = 12 μA)	lint	80	10	10	0.0			
(IGC = 1.5 mA) (All except 3418P,DW)		1.45	10 15	12 1 55	8.0 1.45	10 1.5	12 1.55	μA
(MC3418P,DW)		_	_		1.42	1.5	1.58	mA mA
$(I_{GC} = 3.0 \text{ mA})$		2.75	3.0	3.25	2.75	3.0	3.25	mA
Dynamic Integrating Current Match	V _{O(Ave)}			_				mV
(IGC = 15 mA) Figure 6	/			_				
(Ail except MC3418P,DW) (MC3418P,DW)		_	± 100	± 250	_	± 100 ± 100	± 250 ± 280	
Input Current — High Logic State	ΙΗ					= 100	± 200	μΑ
(V _{IH} = 18 V)			}					•
Digital Data Input Clock Input		_	_	+ 5.0	_	_	+ 5.0	
Encode/Decode Input		_	_	+ 5.0 + 5.0	_	_	+5.0 +5.0	
nput Current — Low Logic State	10			1 3.0			+ 5.0	
(V _{II} = 0 V)	ηΓ		Ì				- 1	μΑ
Digital Data Input				- 10	_	_	-10	
Clock Input		- :	-	- 360	_	_	- 360	
		- 1	-	-36	— I	-	-36	
Clock In <u>put</u> \(\frac{1}{2}\) Encode/Decode Input Clock Input, V _{IL} = 0.4 V		=	=		_	_ _ _	- 360	

NOTE 2 Dynamic total loop offset (\$\text{Soffset}\$) equals \$\text{V}_0\$ (comparator! (Figure 3) minus \$\text{V}_{|OX}\$ (Figure 5). The input offset voltages of the analog comparator and of the integrator amplifier include the effects of input offset current through the input resistors. The slope polarity switch current mismatch appears as an average voltage across the 10 k integrator resistor. For the MC3417/MC3517, the clock frequency is 16 kHz. For the MC3418/ MC3518, the clock frequency is 32 kHz idle channel performance is guaranteed if this dynamic total loop offset is less than one-half of the change in integrator output voltage during one clock cycle (ramp step size). Laser trimming is used to insure good idle channel performance.

DEFINITIONS AND FUNCTION OF PINS

Pin 1 — Analog Input

This is the analog comparator inverting input where the voice signal is applied. It may be ac or dc coupled depending on the application. If the voice signal is to be level shifted to the internal reference voltage, then a bias resistor between Pins 1 and 10 is used. The resistor is used to establish the reference as the new dc average of the ac coupled signal. The analog comparator was designed for low hysteresis (typically less than 0.1 mV) and high gain (typically 70 dB).

Pin 2 — Analog Feedback

This is the noninverting input to the analog signal comparator within the IC. In an encoder application it should be connected to the analog output of the encoder circuit. This may be Pin 7 or a low pass filter output connected to Pin 7. In a decode circuit Pin 2 is not used and may be tied to $V_{CC}/2$ on Pin 10, ground or left open.

The analog input comparator has bias currents of 1.5 μ A max, thus the driving impedances of Pins 1 and 2 should be equal to avoid disturbing the idle channel characteristics of the encoder.

Pin 3 — Syllabic Filter

This is the point at which the syllabic filter voltage is returned to the IC in order to control the integrator step size. It is an NPN input to an op amp. The syllabic filter consists of an RC network between Pins 11 and 3. Typical time constant values of 6.0 ms to 50 ms are used in voice codecs.

Pin 4 — Gain Control Input

The syllabic filter voltage appears across C_S of the syllabic filter and is the voltage between V_{CC} and Pin 3. The active voltage to current (V-I) converter drives Pin 4 to the same voltage at a slew rate of typically 0.5 V/ μs . Thus the current injected into Pin 4 (IGC) is the syllabic filter voltage divided by the R_X resistance. Figure 7 shows the relationship between IGC (x-axis) and the integrating current, IInt (y-axis). The discrepancy, which is most significant at very low currents, is due to circuitry within the slope polarity switch which enables trimming to a low total loop offset. The R_X resistor is then varied to adjust the loop gain of the codec, but should be no larger than 5.0 k Ω to maintain stability.

Pin 5 — Reference Input

This pin is the noninverting input of the integrator amplifier. It is used to reference the dc level of the output signal. In an encoder circuit it must reference the same voltage as Pin 1 and is tied to Pin 10.

Pin 6 — Filter Input

This inverting op amp input is used to connect the integrator external components. The integrating current (I_{Int}) flows into Pin 6 when the analog input (Pin 1) is high with respect to the analog feedback (Pin 2) in

the encode mode or when the digital data input (Pin 13) is high in the decode mode. For the opposite states, I_{Int} flows out of Pin 6. Single integration systems require a capacitor and resistor between Pins 6 and 7. Multipole configurations will have different circuitry. The resistance between Pins 6 and 7 should always be between 8.0 $k\Omega$ and 13 $k\Omega$ to maintain good idle channel characteristics.

Pin 7 — Analog Output

This is the integrator op amp output. It is capable of driving a 600-ohm load referenced to VCC/2 to $+6.0~\rm dBm$ and can otherwise be treated as an op amp output. Pins 5, 6, and 7 provide full access to the integrator op amp for designing integration filter networks. The slew rate of the internally compensated integrator op amp is typically 0.5 V/ μ s. Pin 7 output is current limited for both polarities of current flow at typically 30 mA.

Pin 8 - VEE

The circuit is designed to work in either single or dual power supply applications. Pin 8 is always connected to the most negative supply.

Pin 9 — Digital Output

The digital output provides the results of the delta modulator's conversion. It swings between V_{CC} and V_{EE} and is CMOS or TTL compatible. Pin 9 is inverting with respect to Pin 1 and non-inverting with respect to Pin 2. It is clocked on the falling edge of Pin 14. The typical 10% to 90% rise and fall times are 250 ns and 50 ns respectively for $V_{CC}=12\ V$ and $C_L=25\ pF$ to ground.

Pin 10 -- V_{CC}/2 Output

An internal low impedance mid-supply reference is provided for use of the MC3417/18 in single supply applications. The internal regulator is a current source and must be loaded with a resistor to insure its sinking capability. If a +6.0 dBmo signal is expected across a 600 ohm input bias resistor, then Pin 10 must sink 2.2 V/600 $\Omega=3.66$ mA. This is only possible if Pin 10 sources 3.66 mA into a resistor normally and will source only the difference under peak load. The reference load resistor is chosen accordingly. A 0.1 μF bypass capacitor from Pin 10 to VEE is also recommended. The VCC/2 reference is capable of sourcing 10 mA and can be used as a reference elsewhere in the system circuitry.

Pin 11 — Coincidence Output

The duty cycle of this pin is proportional to the voltage across Cg. The coincidence output will be low whenever the content of the internal shift register is all 1s or all 0s. In the MC3417 the register is 3 bits long while the MC3418 contains a 4 bit register. Pin 11 is an open collector of an NPN device and requires a pull-up resistor.

If the syllabic filter is to have equal charge and discharge time constants, the value of Rp should be much less than Rg. In systems requiring different charge and discharge constants, the charging constant is RgCg while the decaying constant is (Rg + Rp)Cg. Thus longer decays are easily achievable. The NPN device should not be required to sink more than 3.0 mA in any configuration. The typical 10% to 90% rise and fall times are 200 ns and 100 ns respectively for RL = 4.0 k Ω to +12 V and C_L = 25 pF to ground.

Pin 12 — Digital Threshold

This input sets the switching threshold for Pins 13, 14, and 15. It is intended to aid in interfacing different logic families without external parts. Often it is connected to the V_{CC}/2 reference for CMOS interface or can be biased two diode drops above V_{EE} for TTL interface.

Pin 13 — Digital Data Input

In a decode application, the digital data stream is applied to Pin 13. In an encoder it may be unused or may be used to transmit signaling message under the control of Pin 15. It is an inverting input with respect to Pin 9. When Pins 9 and 13 are connected, a toggle flipflop is formed and a forced idle channel pattern can be transmitted. The digital data input level should be main-

tained for 0.5 μ s before and after the clock trigger for proper clocking.

Pin 14 — Clock Input

The clock input determines the data rate of the codec circuit. A 32K bit rate requires a 32 kHz clock. The switching threshold of the clock input is set by Pin 12. The shift register circuit toggles on the falling edge of the clock input. The minimum width for a positive-going pulse on the clock input is 300 ns, whereas for a negative-going pulse, it is 900 ns.

Pin 15 — Encode/Decode

This pin controls the connection of the analog input comparator and the digital input comparator to the internal shift register. If high, the result of the analog comparison will be clocked into the register on the falling edge at Pin 14. If low, the digital input state will be entered. This allows use of the IC as an encoder/decoder or simplex codec without external parts. Furthermore, it allows non-voice patterns to be forced onto the transmission line through Pin 13 in an encoder.

Pin 16 — V_{CC}

The power supply range is from 4.75 to 16.5 volts between Pin V_{CC} and V_{EE} .

FIGURE 1 - POWER SUPPLY CURRENT




FIGURE 2 – I_{GCR}, GAIN CONTROL RANGE and I_{Int} – INTEGRATING CURRENT




FIGURE 3 — INPUT BIAS CURRENTS, ANALOG COMPARATOR OFFSET VOLTAGE AND CURRENT




FIGURE 5 - V/I CONVERTER OFFSET VOLTAGE,
VIO and VIOX




FIGURE 4 — INTEGRATOR AMPLIFIER OFFSET VOLTAGE AND CURRENT





FIGURE 6 - DYNAMIC INTEGRATING CURRENT MATCH



TYPICAL PERFORMANCE CURVES

FIGURE 7 - TYPICAL I int versus IGC (Mean ± 2a) PIN 6 70 50 I_{Int}. INTEGRATING CURRENT (µA) -30 20 10 7.0 5.0 12 V 3.0 = 25°C 1.0 2.0 3.0 5.0 7.0 10 30 70 IRC, GAIN CONTROL CURRENT (µA) - PIN 4






FIGURE 9 — NORMALIZED DYNAMIC INTEGRATING CURRENT MATCH Versus CLOCK FREQUENCY








FIGURE 11 -- BLOCK DIAGRAM OF THE CVSD ENCODER




FIGURE 12 - CVSD WAVEFORMS






FIGURE 13 - BLOCK DIAGRAM OF THE CVSD DECODER



LLE D ■ L367253 DD88888 532 ■ MOT5 MOTOROLA CC (MOD313T) C2 Alonotom

FIGURE 14 — 16 kHz SIMPLEX VOICE CODEC (Using MC3417, Single Pole Companding and Single Integration)



CIRCUIT DESCRIPTION

The continuously variable slope delta modulator (CVSD) is a simple alternative to more complex conventional conversion techniques in systems requiring digital communication of analog signals. The human voice is analog, but digital transmission of any signal over great distance is attractive. Signal/noise ratios do not vary with distance in digital transmission and multiplexing, switching and repeating hardware is more economical and easier to design. However, instrumentation A to D converters do not meet the communications requirements. The CVSD A to D is well suited to the requirements of digital communications and is an economically efficient means of digitizing analog inputs for transmission.

The Delta Modulator

The innermost control loop of a CVSD converter is a simple delta modulator. A block diagram CVSD Encoder is shown in Figure 11. A delta modulator consists of a comparator in the forward path and an integrator in the feedback path of a simple control loop. The inputs to the comparator are the input analog signal and the integrator output. The comparator output reflects the

sign of the difference between the input voltage and the integrator output. That sign bit is the digital output and also controls the direction of ramp in the integrator. The comparator is normally clocked so as to produce a synchronous and band limited digital bit stream.

If the clocked serial bit stream is transmitted. received, and delivered to a similar integrator at a remote point, the remote integrator output is a copy of the transmitting control loop integrator output. To the extent that the integrator at the transmitting locations tracks the input signal, the remote receiver reproduces the input signal. Low pass filtering at the receiver output will eliminate most of the quantizing noise, if the clock rate of the bit stream is an octave or more above the bandwidth of the input signal. Voice bandwidth is 4 kHz and clock rates from 8 k and up are possible. Thus the delta modulator digitizes and transmits the analog input to a remote receiver. The serial, unframed nature of the data is ideal for communications networks. With no input at the transmitter, a continuous one zero alternation is transmitted. If the two integrators are made leaky, then during any loss of contact the receiver output decays to

CIRCUIT DESCRIPTION (continued)

zero and receive restart begins without framing when the receiver reacquires. Similarly a delta modulator is tolerant of sporadic bit errors. Figure 12 shows the delta modulator waveforms while Figure 13 shows the corresponding CVSD decoder block diagram.

The Companding Algorithm

The fundamental advantages of the delta modulator are its simplicity and the serial format of its output. Its limitations are its ability to accurately convert the input within a limited digital bit rate. The analog input must be band limited and amplitude limited. The frequency limitations are governed by the nyquist rate while the amplitude capabilities are set by the gain of the integrator.

The frequency limits are bounded on the upper end; that is, for any input bandwidth there exists a clock frequency larger than that bandwidth which will transmit the signal with a specific noise level. However, the amplitude limits are bounded on both upper and lower ends. For a signal level, one specific gain will achieve an optimum noise level. Unfortunately, the basic delta modulator has a small dynamic range over which the noise level is constant.

The continuously variable slope circuitry provides increased dynamic range by adjusting the gain of the integrator. For a given clock frequency and input bandwidth the additional circuitry increases the delta modulator's dynamic range. External to the basic delta modulator is an algorithm which monitors the past few outputs of the delta modulator in a simple shift register. The register is 3 or 4 bits long depending on the application. The accepted CVSD algorithm simply monitors the contents of the shift register and indicates

if it contains all 1s or 0s. This condition is called coincidence. When it occurs, it indicates that the gain of the integrator is too small. The coincidence output charges a single pole low pass filter. The voltage output of this syllabic filter controls the integrator gain through a pulse amplitude modulator whose other input is the sign bit or up/down control.

The simplicity of the all ones, all zeros algorithm should not be taken lightly. Many other control algorithms using the shift register have been tried. The key to the accepted algorithm is that it provides a measure of the average power or level of the input signal. Other techniques provide more instantaneous information about the shape of the input curve. The purpose of the algorithm is to control the gain of the integrator and to increase the dynamic range. Thus a measure of the average input level is what is needed.

The algorithm is repeated in the receiver and thus the level data is recovered in the receiver. Because the algorithm only operates on the past serial data, it changes the nature of the bit stream without changing the channel bit rate.

The effect of the algorithm is to compand the input signal. If a CVSD encoder is played into a basic delta modulator, the output of the delta modulator will reflect the shape of the input signal but all of the output will be at an equal level. Thus the algorithm at the output is needed to restore the level variations. The bit stream in the channel is as if it were from a standard delta modulator with a constant level input.

The delta modulator encoder with the CVSD algorithm provides an efficient method for digitizing a voice input in a manner which is especially convenient for digital communications requirements.


APPLICATIONS INFORMATION CVSD DESIGN CONSIDERATIONS

A simple CVSD encoder using the MC3417 or MC3418 is shown in Figure 14. These ICs are general purpose CVSD building blocks which allow the system designer to tailor the encoder's transmission characteristics to the application. Thus, the achievable transmission capabilities are constrained by the fundamental limitations of delta modulation and the design of encoder parameters. The performance is not dictated by the internal configuration of the MC3417 and MC3418. There are seven design considerations involved in designing these basic CVSD building blocks into a specific codec application, and they are as follows:

1. Selection of clock rate

- 2. Required number of shift register bits
- 3. Selection of loop gain
- 4. Selection of minimum step size
- 5. Design of integration filter transfer function
- 6. Design of syllabic filter transfer function
- 7. Design of low pass filter at the receiver

The circuit in Figure 14 is the most basic CVSD circuit possible. For many applications in secure radio or other intelligible voice channel requirements, it is entirely sufficient. In this circuit, items 5 and 6 are reduced to their simplest form. The syllabic and integration filters are both single pole networks. The selection of items 1 through 4 govern the codec performance.



CVSD DESIGN CONSIDERATIONS (continued)


Layout Considerations

Care should be exercised to isolate all digital signal paths (Pins 9, 11, 13, and 14) from analog signal paths (Pins 1–7 and 10) in order to achieve proper idle channel performance.

Clock Rate

With minor modifications the circuit in Figure 14 may be operated anywhere from 9.6 kHz to 64 kHz clock rates. Obviously the higher the clock rate the higher the S/N performance. The circuit in Figure 14 typically produces the S/N performance shown in Figure 15. The selection of clock rate is usually dictated by the bandwidth of the transmission medium. Voice bandwidth systems will require no higher than 9600 Hz. Some radio systems will allow 12 kHz. Private 4-wire telephone systems are often operated at 16 kHz and commercial telephone performance can be achieved at 32K bits and above. Other codecs may use bit rates up to 200K bits/sec.

FIGURE 15 – SIGNAL-TO-NOISE PERFORMANCE OF MC3417 WITH SINGLE INTEGRATION, SINGLE-POLE AND COMPANDING AT 16K BITS – TYPICAL



Shift Register Length (Algorithm)

The MC3417 has a three-bit algorithm and the MC3418 has a four-bit algorithm. For clock rates of 16 kHz and below, the 3-bit algorithm is well suited. For 32 kHz and higher clock rates, the 4-bit system is preferred. Since the algorithm records a fixed past history of the input signal, a longer shift register is required to obtain the same internal history. At 16 bits and below, the 4-bit algorithm will produce a slightly wider dynamic range at the expense of level change response. Basically the MC3417 is designed for low bit rate systems and the MC3418 is intended for high performance, high bit rate system. At bit rates above 64K bits either part will work well.

Selection of Loop Gain

The gain of the circuit in Figure 14 is set by resistor R_X , R_X must be selected to provide the proper integrator step size for high level signals such that the companding ratio does not exceed about 25%. The companding ratio is the active low duty cycle of the coincidence output on Pin 11 of the codec circuit. Thus the system gain is dependent on:

- The maximum level and frequency of the input signal.
- 2. The transfer function of the integration filter.

For voice codecs the typical input signal is taken to be a sine wave at 1 kHz of 0 dBmo level. In practice, the useful dynamic range extends about 6 dB above the design level. In any system the companding ratio should not exceed 30%

To calculate the required step size current, we must describe the transfer characteristics of the integration filter. In the basic circuit of Figure 14, a single pole of 160 Hz is used.

$$R_1 = 10 \text{ k}\Omega, C_1 = 0.1 \mu\text{F}$$

$$\frac{V_0}{I_1} = \frac{1}{\text{C(S + 1/RC)}} \equiv \frac{K}{\text{S + }\omega_0}$$

$$\omega_0 = 2\pi f$$

$$10^3 = \omega_0 = 2\pi f$$

$$f = 159.2 \text{ Hz}$$

Note that the integration filter produces a single-pole response from 300 to 3 kHz. The current required to move the integrator output a specific voltage from zero is simply:

$$I_{i} = \frac{V_{o}}{R_{1}} + \left(C_{1} \times \frac{dV_{o}}{dt}\right)$$

Now a 0 dBmo sine wave has a peak value of 1.0954 volts. In 1/8 of a cycle of a sine wave centered around the zero crossing, the sine wave changes by approximately its peak value. The CVSD step should trace that change. The required current for a 0 dBm 1 kHz sine wave is:

$$I_i = \frac{1.1 \text{ V}}{^*2(10 \text{ k}\Omega)} + \frac{0.1 \,\mu\text{F}(1.1)}{0.125 \text{ ms}} = 0.935 \text{ mA}$$

*The maximum voltage across \mathbf{R}_1 when maximum slew is required is:

Now the voltage range of the syllabic filter is the power supply voltage, thus:

$$R_X = 0.25 (V_{CC}) \frac{1}{0.935 \text{ mA}}$$

A similar procedure can be followed to establish the proper gain for any input level and integration filter type.

CVSD DESIGN CONSIDERATIONS (continued)

Minimum Step Size

The final parameter to be selected for the simple codec in Figure 14 is idle channel step size. With no input signal, the digital output becomes a one-zero alternating pattern and the analog output becomes a small triangle wave. Mismatches of internal currents and offsets limit the minimum step size which will produce a perfect idle channel pattern. The MC3417 is tested to ensure that a 20 mVp-p minimum step size at 16 kHz will attain a proper idle channel. The idle channel step size must be twice the specified total loop offset if a one-zero idle pattern is desired. In some applications a much smaller minimum step size (e.g., 0.1 mV) can produce quiet performance without providing a 1-0 pattern.

To set the idle channel step size, the value of R_{min} must be selected. With no input signal, the slope control algorithm is inactive. A long series of ones or zeros never occurs. Thus, the voltage across the syllabic filter capacitor (Cg) would decay to zero. However, the voltage divider of R_S and R_{min} (see Figure 14) sets the minimum allowed voltage across the syllabic filter capacitor. That voltage must produce the desired ramps at the analog output. Again we write the filter input current equation:

$$I_i = \frac{V_0}{R_1} + C \frac{dV_0}{dt}$$

For values of V_{O} near $V_{CC}/2$ the V_{O}/R term is negligible; thus

$$I_1 = C_S \frac{\Delta V_0}{\Delta T}$$

where ΔT is the clock period and ΔV_{O} is the desired peak-to-peak value of the idle output. For a 16K-bit system using the circuit in Figure 14

$$I_1 = \frac{0.1 \,\mu\text{F} \, 20 \,\text{mV}}{62.5 \,\mu\text{s}} = 33 \,\mu\text{A}$$

The voltage on CS which produces a 33 μ A current is determined by the value of R_{\star} .

$$I_i R_X = V_{Smin}$$
; for 33 μ A, $V_{Smin} = 41.6 \text{ mV}$

In Figure 14 Rg is 18 k Ω . That selection is discussed with the syllabic filter considerations. The voltage divider of Rg and R_{min} must produce an output of 41.6 mV.

$$V_{CC} \frac{R_S}{R_S + R_{min}} = V_{Smin}$$
 $R_{min} \simeq 2.4 \text{ M}\Omega$

Having established these four parameters — clock rate, number of shift register bits, loop gain and minimum step size — the encoder circuit in Figure 14 will function at near optimum performance for input levels around 0 dBm

INCREASING CVSD PERFORMANCE


Integration Filter Design

The circuit in Figure 14 uses a single-pole integration network formed with a 0.1 μ F capacitor and a 10 k Ω resistor. It is possible to improve the performance of the circuit in Figure 14 by 1 or 2 dB by using a two-pole integration network. The improved circuit is shown.

The first pole is still placed below 300 Hz to provide the 1/S voice content curve and a second pole is placed somewhere above the 1 kHz frequency. For telephony circuits, the second pole can be placed above 1.8 kHz to exceed the 1633 touchtone frequency. In other communication systems, values as low as 1 kHz may be selected. In general, the lower in frequency the second pole is placed, the greater the noise improvement. Then, to ensure the encoder loop stability, a zero is added to keep the phase shift less than 180°. This zero should be placed slightly above the low-pass output filter break frequency so as not to reduce the effectiveness of the second pole. A network of 235 Hz, 2 kHz and 5.2 kHz is typical for telephone applications while 160 Hz, 1.2 kHz and 2.8 kHz might be used in voice only channels. (Voice only channels can use an output low-pass filter which breaks at about 2.5 kHz.) The two-pole network in Figure 16 has a transfer function of:

$$\frac{v_o}{l_i} = \frac{R_0 R_1 \left(S + \frac{1}{R_1 C_1}\right)}{R_2 C_2 (R_0 + R_1) \left(S + \frac{1}{(R_0 + R_1) C_1}\right) S + \left(\frac{1}{R_2 C_2}\right)}$$

FIGURE 16 - IMPROVED FILTER CONFIGURATION



These component values are for the telephone channel circuit poles described in the text. The R2, C2 product can be provided with different values of R and C. R2 should be chosen to be equal to the termination resistor on Pin.

INCREASING CVSD PERFORMANCE (continued)

Thus the two poles and the zero can be selected arbitrarily as long as the zero is at a higher frequency than the first pole. The values in Figure 16 represent one implementation of the telephony filter requirement.

The selection of the two-pole filter network effects the selection of the loop gain value and the minimum step size resistor. The required integrator current for a given change in voltage now becomes:

$$\begin{split} I_{i} &= \frac{V_{o}}{R_{0}} + \left(\frac{R_{2}C_{2}}{R_{0}} + \frac{R_{1}C_{1}}{R_{0}} + C_{1} \right) \frac{\Delta V_{o}}{\Delta T} + \\ &\left(R_{2}C_{2}C_{1} + \frac{R_{1}C_{1}R_{2}C_{2}}{R_{0}} \right) \frac{\Delta V_{o}^{2}}{\Delta T^{2}} \; . \end{split}$$

The calculation of desired gain resistor R_X then proceeds exactly as previously described.

Syllabic Filter Design

The syllabic filter in Figure 14 is a simple single-pole network of 18 k Ω and 0.33 μ F. This produces a 6.0 ms time constant for the averaging of the coincidence output signal. The voltage across the capacitor determines the integrator current which in turn establishes the step size. The integrator current and the resulting step size determine the companding ratio and the S/N performance. The companding ratio is defined as the voltage across Cs/VCC.

The S/N performance may be improved by modifying the voltage to current transformation produced by $R_{\rm X}$. If different portions of the total $R_{\rm X}$ are shunted by diodes, the integrator current can be other than $(V_{\rm CC}-V_{\rm S})/R_{\rm X}$. These breakpoint curves must be designed experimentally for the particular system application. In general, one would wish that the current would double with input level. To design the desired curve, supply current to Pin 4 of the codec from an external source. Input a signal level and adjust the current until the S/N perfor-


mance is optimum. Then record the syllabic filter voltage and the current. Repeat this for all desired signal levels. Then derive the resistor diode network which produces that curve on a curve tracer.

Once the network is designed with the curve tracer, it is then inserted in place of $R_{\rm X}$ in the circuit and the forced optimum noise performance will be achieved from the active syllabic algorithm.

Diode breakpoint networks may be very simple or moderately complex and can improve the usable dynamic range of any codec. In the past they have been used in high performance telephone codecs.

Typical resistor-diode networks are shown in Figure 17.

FIGURE 17 - RESISTOR-DIODE NETWORKS



If the performance of more complex diode networks is desired, the circuit in Figure 18 should be used. It simulates the companding characteristics of nonlinear $\mathbf{R}_{\mathbf{X}}$ elements in a different manner.

Output Low Pass Filter

A low pass filter is required at the receiving circuit output to eliminate quantizing noise. In general, the lower the bit rate, the better the filter must be. The filter in Figure 20 provides excellent performance for 12 kHz to 40 kHz systems.

TELEPHONE CARRIER QUALITY CODEC USING MC3418

Two specifications of the integrated circuit are specifically intended to meet the performance requirements of commercial telephone systems. First, slope polarity switch current matching is laser trimmed to guarantee proper idle channel performance with 5 mV minimum step size and a typical 1% current match from 15 μ A to 3 mA. Thus a 300 to 1 range of step size variation is possible. Second, the MC3418 provides the four-bit algorithm currently used in subscriber loop telephone systems. With these specifications and the circuit of Figure 18, a telephone quality codec can be mass produced.

The circuit in Figure 18 provides a 30 dB S/Nc ratio over 50 dB of dynamic range for a 1 kHz test tone at a 37.7K bit rate. At 37.7K bits, 40 voice channels may be multiplexed on a standard 1.544 megabit T1 facility. This codec has also been tested for 10-7 error rates with asynchronous and synchronous data up to 2400 baud and for reliable performance with DTMF signaling. Thus, the design is applicable in telephone quality subscriber loop carrier systems, subscriber loop concentrators and small PABX installations.

TELEPHONE CARRIER QUALITY CODEC USING MC3418 (continued)

The Active Companding Network

The unique feature of the codec in Figure 18 is the step size control circuit which uses a companding ratio reference, the present step size, and the present syllabic filter output to establish the optimum companding ratios and step sizes for any given input level. The companding ratio of a CVSD codec is defined as the duty cycle of the coincidence output. It is the parameter measured by the syllabic filter and is the voltage across CS divided by the voltage swing of the coincidence output. In Figure 18, the voltage swing of Pin 11 is 6.0 volts. The operating companding ratio is analoged by the voltage between Pins 10 and 4 by means of the virtual short across Pins 3 and 4 of the V to I op amp within the integrated circuit. Thus, the instantaneous companding ratio of the codec is always available at the negative input of A1.

The diode D1 and the gain of A1 and A2 provide a companding ratio reference for any input level. If the output of A2 is more than 0.7 volts below $V_{CC}/2$, then the positive input of A1 is $(V_{CC}/2 - 0.7)$. The on diode drop at the input of A1 represents a 12% companding ratio (12% = 0.7 V/6.0 V).

The present step size of the operating codec is directly related to the voltage across $\mathbf{R}_{\mathbf{X}}$, which established the


integrator current. In Figure 18, the voltage across R_X is amplified by the differential amplifier A2 whose output is single ended with respect to Pin 10 of the IC.

For large signal inputs, the step size is large and the output of A2 is lower than 0.7 volts. Thus D1 is fully on. The present step size is not a factor in the step size control. However, the difference between 12% companding ratio and the instantaneous companding ratio at Pin 4 is amplified by A1. The output of A1 changes the voltage across $R_{\rm X}$ in a direction which reduces the difference between the companding reference and the operating ratio by changing the step size. The ratio of R4 and R3 determines how closely the voltage at Pin 4 will be forced to 12%. The selection of R3 and R4 is initially experimental. However, the resulting companding control is dependent on $R_{\rm X}$, R3, R4, and the full diode drop D1. These values are easy to reproduce from codec to codec.

For small input levels, the companding ratio reference becomes the output of A2 rather than the diode drop. The operating companding ratio on Pin 4 is then compared to a companding ratio smaller than 12% which is determined by the voltage drop across $R_{\rm X}$ and the gain of A2 and A1. The gain of A2 is also experimentally determined, but once determined, the circuitry is easily

FIGURE 18 - TELEPHONE QUALITY DELTAMOD CODER

(Both double integration and active companding control are used to obtain improved CVSD performance. Laser trimming of the integrated circuit provides reliable idle channel and step size range characteristics.)




TELEPHONE CARRIER QUALITY CODEC USING MC3418 (continued)


FIGURE 19 — SIGNAL-TO-NOISE PERFORMANCE AND FREQUENCY RESPONSE (Showing the improvement realized with

(Showing the improvement realized with the circuit in Figure 18.)

a. SIGNAL-TO-NOISE PERFORMANCE OF TELEPHONY QUALITY DELTAMODULATOR



b. FREQUENCY RESPONSE versus INPUT LEVEL (SLOPE OVERLOAD CHARACTERISTIC)



repeated.

With no input signal, the companding ratio at Pin 4 goes to zero and the voltage across R_χ goes to zero. The voltage at the output of A2 becomes zero since there is no drop across R_χ . With no signal input, the actively controlled step size vanished.

The minimum step size is established by the 500 k resistor between V_{CC} and V_{CC}/2 and is therefore independently selectable.


The signal to noise results of the active companding network are shown in Figure 19. A smooth 2 dB drop is realized from +12 dBm to -24 under the control of A1. At -24 dBm, A2 begins to degenerate the companding reference and the resulting step size is reduced so as to extend the dynamic range of the codec by 20 dBm.

The slope overload characteristic is also shown. The active companding network produces improved performance with frequency. The 0 dBm slope overload point is raised to 4.8 kHz because of the gain available in controlling the voltage across R_X. The curves demonstrate that the level linearity has been maintained or improved.*

The codec in Figure 18 is designed specifically for 37.7K bit systems. However, the benefits of the active companding network are not limited to high bit rate systems. By modifying the crossover region (changing the gain of A2), the active technique may be used to improve the performance of lower bit rate systems.

The performance and repeatability of the codec in Figure 18 represents a significant step forward in the art and cost of CVSD codec designs.


^{*}A larger value for C2 is required in the decoder circuit than in the encoder to adjust the level linearity with frequency. In Figure 18, 0.050 μ F would work well.



66E D ■ 6367253 0088896 609 ■ MOTS

MOTOROLA SC (TELECOM)

FIGURE 21 - FULL DUPLEX/32K BIT CVSD VOICE CODEC USING MC3517/18 AND MC3503/6 OP AMP



Codec Components

$$\begin{split} & R_{X,1}, R_{X,2} - 3.3 \text{ k}\Omega \\ & R_{P1}, R_{P2} - 3.3 \text{ k}\Omega \\ & R_{S1}, R_{S2} - 100 \text{ k}\Omega \\ & R_{11}, R_{12} - 20 \text{ k}\Omega \\ & R_{12} - 1 \text{ k}\Omega \\ & R_{M1}, R_{M2} - 5 \text{ M}\Omega \text{ (MC3417)} \\ & \text{Minimum step size = 20 mV} \\ & R_{M1}, R_{M2} - 15 \text{ M}\Omega \text{ (MC3418)} \\ & \text{Minimum step size = 6 mV} \end{split}$$

 $C_{S1}, C_{S2} = 0.05 \mu F$ $C_{11}, C_{12} = 0.05 \mu F$ 2 MC3417 (or MC3418)

2 MC3417 (or MC3418) 1 MC3403 (or MC3406)

Note: All Res 5% All Cap 5%

Input Filter Specifications

12 d8/Octave Rolloff above 3 3 kHz 6 dB/Octave Rolloff below 50 Hz

Output Filter Specifications

Break Frequency - 3 3 kHz Stop Band - 9 kHz Stop Band Atten - 50 dB Rolloff -> 40 dB/Octave

Filter Components

 $R1-965~\Omega$ $C1 - 33 \mu F$ $R2 - 72 \ k\Omega$ C2 - 837 pF C3 - 536 pF R3 – 72 kΩ R4 -- 63 46 kΩ C4 - 1000 pF R5 - 127 kΩ C5 - 222 pF R6 - 365 5 kΩ C6 - 77 pf $\text{R7}-\text{1}~\text{645}~\text{M}\Omega$ C7 - 38 pF R8 – 72 kΩ C8 - 837 pF $\text{R9} - \text{72 k}\Omega$ C9 - 536 pF $R10-29.5~k\Omega$ R11 ~ 72 kΩ

Note. All Res 0 1% to 1% All Cap 1 0%


COMPARATIVE CODEC PERFORMANCE

The salient feature of CVSD codecs using the MC3517 and MC3518 family is versatility. The range of codec complexity tradeoffs and bit rate is so wide that one cannot grasp the interdependency of parameters for voice applications in a few pages.

Design of a specific codec must be tailored to the digital channel bandwidth, the analog bandwidth, the quality of signal transmission required and the cost objectives. To illustrate the choices available, the data in Figure 22 compares the signal-to-noise ratios and dynamic range of various codec design options at 32K bits. Generally, the relative merits of each design feature will remain intact in any application. Lowering the bit rate will reduce the dynamic range and noise performance of all techniques. As the bit rate is increased, the overall performance of each technique will improve and the need for more complex designs diminishes.

Non-voice applications of the MC3517 and MC3518 are also possible. In those cases, the signal bandwidth and amplitude characteristics must be defined before the specification of codec parameters can begin. However, in general, the design can proceed along the lines of the voice applications shown here, taking into account the different signal bandwidth requirements.

FIGURE 22 — COMPARATIVE CODEC PERFORMANCE — SIGNAL-TO-NOISE RATIO FOR 1 kHz TEST TONE



These curves demonstrate the improved performance obtained with several codec designs of varying complexity.

- Curve a Complex companding and double integration (Figure 18 MC3418)
- Curve b Double integration (Figure 14 using Figure 16 MC3418)
- Curve c Single integration (Figure 14 MC3418) with 6.0 mV step size
- Curve d Single integration (Figure 14 MC3417) with 25 mV step size