

Sample &

Buy



Support &

Community

20

SN74LV1T125 SCLS745A - DECEMBER 2013 - REVISED FEBRUARY 2014

SN74LV1T125 Single Power Supply Single Buffer Gate with 3-State Output CMOS Logic Level Shifter

Technical

Documents

Features 1

- Single-Supply Voltage Translator at 5.0/3.3/2.5/1.8V V_{CC}
- Operating Range of 1.8V to 5.5V
- Up Translation
 - 1.2V⁽¹⁾ to 1.8V at 1.8V V_{CC}
 - 1.5V⁽¹⁾ to 2.5V at 2.5V V_{CC}
 - 1.8V⁽¹⁾ to 3.3V at 3.3V V_{CC}
 - 3.3V to 5.0V at 5.0VV_{CC}
- **Down Translation**
 - 3.3V to 1.8V at 1.8V V_{CC}
 - 3.3V to 2.5V at 2.5V V_{CC}
 - 5.0V to 3.3V at 3.3V V_{CC}
- Logic Output is Referenced to V_{CC}
- **Output Drive**
 - 8.0mA Output Drive at 5.0V
 - 7.0mA Output Drive at 3.3V
 - 3.0mA Output Drive at 1.8V
- Characterized up to 50MHz at 3.3V V_{CC}
- 5.0V Tolerance on Input Pins
- -40°C to 125°C Operating Temperature Range
- Latch-Up Performance Exceeds 250mA Per JESD 17
- ESD Performance Tested Per JESD 22
 - 2000-V Human-Body Model (A114-B, Class II)
 - 200-V Machine Model (A115-A)
 - 1000-V Charged-Device Model (C101)
- Supports Standard Logic Pinouts
- CMOS Output B Compatible with AUP1G and LVC1G Families
- (1) Refer to the $V_{\text{IH}}/V_{\text{IL}}$ and output drive for lower V_{CC} condition

2 Applications

Industrial controllers •

Tools &

Software

- Telecom
- Portable applications
- Servers
- PC and notebooks
- Automotive

3 Description

SN74LV1T125 is a low voltage CMOS gate logic that operates at a wider voltage range for industrial, portable, telecom, and automotive applications. The output level is referenced to the supply voltage and is able to support 1.8V/2.5V/3.3V/5V CMOS levels.

The input is designed with a lower threshold circuit to match 1.8V input logic at V_{CC} = 3.3V and can be used in 1.8V to 3.3V level up translation. In addition, the 5V tolerant input pins enable down translation (e.g. 3.3V to 2.5V output at V_{CC} = 2.5V). The wide V_{CC} range of 1.8V to 5.5V allows generation of desired output levels to connect to controllers or processors.

The SN74LV1T125 is designed with current-drive capability of 8 mA to reduce line reflections, overshoot, and undershoot caused by high-drive outputs.

Device Information

ORDER NUMBER	PACKAGE	BODY SIZE
SN74LV1T125DBVR	SOT-23 (5)	2,90mm x 1,60mm
SN74LV1T125DCKR	SC70 (5)	2,00mm x 1,25mm

DCK or DBV PACKAGE (TOP VIEW)






Table of Contents

- 1 Features 1 2 Applications1 Description1 3 4 Revision History 2
 - 4.1 Logic Diagram 3
 - 4.2 Typical Design Examples 5
 - 4.3 Absolute Maximum Ratings 6

4.7 5 5.1 More Product Selection 10 6 Device and Documentation Support 11 6.1 Trademarks 11 6.2 Electrostatic Discharge Caution 11 6.3 Glossary 11 Mechanical, Packaging, and Orderable 7 Information 11

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

CI	hanges from Original (December 2013) to Revision A	Page	e
•	Updated document formatting.		1


INPU (Lower Leve	OUTPUT (V _{CC} CMOS)								
OE ⁽¹⁾	А	Y							
L	Н	Н							
L	L	L							
Н	Х	Z							


Function Table

(1) Not recommend to floating OE pin for signal oscillation

SUPPLY Vcc = 3.3V									
INPU	OUTPUT								
(Lower Leve	(V _{CC} CMOS)								
А	В	Y							
VIH(min) =	VOH(min) = 2.9 V								
VIL(max) =	VOL(max)= 0.2 V								

4.1 Logic Diagram









Figure 1. Excellent Signal Integrity (1.8V to 3.3V at 3.3V V_{CC})

Logic Diagram (continued)



Switching Characteristics at 50 MHz






Figure 3. Switching Characteristics at 15 MHz

Figure 4. Excellent Signal Integrity (3.3V to 1.8V at 1.8V V_{CC})



4.2 Typical Design Examples




Figure 5. Switching Thresholds for 1.8-V to 3.3-V Translation

4.3 Absolute Maximum Ratings⁽¹⁾

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT				
V_{CC}	Supply voltage range	Supply voltage range							
VI	Input voltage range ⁽²⁾		-0.5	7.0	V				
v	Voltage range applied to	any output in the high-impedance or power-off state ⁽²⁾	-0.5	4.6	V				
Vo	Voltage range applied to	-0.5	V _{CC} + 0.5	V					
I _{IK}	Input clamp current	V ₁ < 0		-20	mA				
I _{OK}	Output clamp current	$V_{O} < 0 \text{ or } V_{O} > V_{CC}$		±20	mA				
I _O	Continuous output curren	t		±25	mA				
	Continuous current throug	gh V _{CC} or GND		±50	mA				
0	Package thermal	DBV package		206	°C/W				
θ_{JA}	impedance ⁽³⁾	DCK package		252	°C/W				
T _{stg}	Storage temperature rang	e	-65	150	°C				

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

(3) The package thermal impedance is calculated in accordance with JESD 51-7.

4.4 Recommended Operating Conditions⁽¹⁾

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT			
V_{CC}	Supply voltage		1.6	5.5	V			
VI	Input voltage	put voltage 0 5						
Vo	Output voltage	0	V_{CC}	V				
		V _{CC} = 1.8 V		-3.0				
	High-level output	$V_{CC} = 2.5 V$		-5.0	mA			
I _{OH}	current	$V_{\rm CC} = 3.3 \text{ V}$		-7.0	ША			
		$V_{CC} = 5.0 V$		-8.0				
		V _{CC} = 1.8 V		3.0				
	Low-level output	$V_{CC} = 2.5 V$		5.0	.0			
I _{OL}	current	$V_{CC} = 3.3 V$		7.0	mA			
		$V_{CC} = 5.0 V$		8.0				
		V _{CC} = 1.8 V		20				
Δt/Δv	Input transition rise or fall rate	Input transition rise or V _{CC} = 3.3 V or 2.5 V		20	ns/V			
		$V_{CC} = 5.0 V$		20				
T _A	Operating free-air temp	erature	-40	125	°C			

 All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



www.ti.com

4.5 Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)

PARAMETER		TERT CONDITIONS		T _A	= 25°C		$T_A = -40^{\circ}C t_C$	o 125°C	115-117
PARAMETER		TEST CONDITIONS	V _{cc}	MIN	TYP	MAX	MIN	MAX	UNIT
			V_{CC} = 1.65 V to 1.8 V	0.95			1.0		
			V _{CC} = 2.0 V	0.99			1.03		
			V_{CC} = 2.25 V to 2.5 V	1.145			1.18		
.,	High-level input		V _{CC} = 2.75 V	1.22			1.25		.,
VIH	voltage voltage 1.37			1.39		V			
			V _{CC} = 3.6 V	1.47			1.48		
			V_{CC} = 4.5 V to 5.0 V	2.02			2.03		
			V _{CC} = 5.5 V	2.1			2.11		
			V_{CC} = 1.65 V to 2.0 V			0.57		0.55	
	Low-level input		$V_{\rm CC}$ = 2.25 V to 2.75 V			0.75		0.71	
V _{IL}	voltage		V_{CC} = 3.0 V to 3.6 V			0.8		0.65	V
			V_{CC} = 4.5 V to 5.5 V			0.8		0.8	
		I _{OH} = -20 μA	1.65 V to 5.5 V	V _{CC} - 0.1			V _{CC} – 0.1		
			1.65 V	1.28			1.21		
$V_{OH} = -3.0 \text{ mA} = -3.0 $	1.45		V						
		I _{OH} = -3.0 mA	2.3 V	2.0			1.93		
		I _{OH} = -3.0 mA	2.5 V	2.25			2.15		
$I_{OH} = -5.5 \text{ mA}$ 3.0 V 2.6 $I_{OH} = -5.5 \text{ mA}$ 3.3 V 2.9 $I_{OH} = -4.0 \text{ mA}$ 4.2		I _{OH} = -3.0 mA	2.0.V	2.78			2.7		
		I _{OH} = -5.5 mA	- 3.0 V	2.6			2.49		
	2.8		V						
	I _{OH} = -4.0 mA		4.2			4.1		V	
		I _{OH} = -8.0 mA	– 4.5 V	4.1			3.95		
		I _{OH} = -8.0 mA	5.0 V	4.6			4.5		
		I _{OL} = 20 μA	1.65 V to 5.5 V			0.1		0.1	
		I _{OL} = 2.0 mA	1.65 V			0.2		0.25	
		I _{OH} = 3.0 mA	2.3 V			0.15		0.2	
V _{OL}		I _{OL} = 3.0 mA	2.0.V			0.11		0.15	V
		I _{OL} = 5.5 mA	- 3.0 V			0.21		0.252	
		I _{OL} = 4.0 mA	4.5.)(0.15		0.2	
		I _{OL} = 8.0 mA	– 4.5 V			0.3		0.35	
I _I	A input	$V_{I} = 0 V \text{ or } V_{CC}$	0 V, 1.8 V, 2.5 V, 3.3 V, 5.5 V			0.1		±1.0	μA
			5.0 V			1.0		10.0	
		$V_{I} = 0 V \text{ or } V_{CC}; I_{O} = 0;$	3.3 V			1.0		10.0	
I _{CC}		Open on loading	2.5 V			1.0		10.0	μA
			1.8 V			1.0		10.0	
		One input at 0.3 V or 3.4 V Other inputs at 0 or V _{CC} , $I_0 = 0$	5.5 V			1.35		1.5	mA
∆I _{CC}		One input at 0.3 V or 1.1 V Other inputs at 0 or V _{CC} , $I_0 = 0$	1.8 V			10.0		10.0	μA
Ci		$V_{I} = V_{CC} \text{ or GND}$	3.3 V		2.0	10.0	2.0	10.0	pF
Co		$V_0 = V_{CC}$ or GND	3.3 V		2.5		2.5		pF

www.ti.com

4.6 Switching Characteristics

over operating	free-air	temperature	range	(unless otherwise noted)

DADAMETER	FROM	то	FREQUENCY	v	•	TA	= 25°C	;	T _A = -65	5°C to 1	25°C				
PARAMETER	(INPUT)	(OUTPUT)	(TYP)	V _{cc}	CL	MIN	TYP	MAX	MIN	TYP	MAX	UNIT			
				5.0 V	15 pF		2.7	5.5		3.4	6.5				
			DC to 50 MHz	5.0 V	30 pF		3.0	6.5	6.5 4.1 7.5	ns					
			DC 10 50 MHZ	3.3 V	15 pF		4.0	7.0		5.0	8.0				
t .	Any In	Y		5.5 V	30 pF		4.9	8.0		6.0	9.0	ns			
t _{pd}			DC to 25 MHz	2.5 V	15 pF		5.8	8.5		6.8	9.5	ns			
			DC 10 23 WHZ	2.5 V	30 pF		6.5	9.5		7.5	10.5	115			
			DC to 15 MHz	1.8 V	15 pF		10.5	13.0		11.8	14.0	ns			
			De lo 13 Miliz	1.0 V	30 pF		12.0	14.5		12.0	15.5	115			
				5.0 V	15 pF		3.0	5.0		3.5	6.0	ns			
			DC to 50 MHz	5.0 V	30 pF		4.3	6.5		4.9 7.5	115				
			DC 10 30 WHZ	3.3 V	15 pF		4.0 6.5 4.5 7	7.5	ns						
t _{PZH} , t _{PZL}	OE	Y	DC to 25 MHz	0.0 V	30 pF		5.0	8.0		6.5	9.0				
ΨZH, ΨZL				DC to 25 MHz	DC to 25 MHz	DC to 25 MHz	DC to 25 MHz	2.5 V	15 pF		5.5	8.0		6.1	9.0
			DO 10 20 MIN2	2.5 V	30 pF		7.0	10.0		8.5	11.0	115			
			DC to 15 MHz	1.8 V	15 pF		9.0	12.0		9.85	13.0	ns			
				1.0 V	30 pF		12.5	15.0		13.5	16.0	110			
				5.0 V	15 pF		4.2	6.5		4.5	7.0	ns			
			DC to 50 MHz	0.0 1	30 pF		4.8	8.0		5.0	8.5				
			2010001112	3.3 V	15 pF		4.5	7.0		5.0	8.0	ns			
t _{PHZ} , t _{PLZ}	OE	Y		0.0 1	30 pF		5.0	8.0		5.5	9.0	115			
	UL		DC to 25 MHz	2.5 V	15 pF		5.0	11.0		6.0	9.0	ns			
				2.5 V	30 pF		6.0	9.0		7.0	10.0	.10			
			DC to 15 MHz	1.8 V	15 pF		8.0	10.0		8.5	11.0	ns			
					30 pF		8.5	11.0		9.5	12.0	.10			


4.7 Operating Characteristics

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V _{cc}	TYP	UNIT
			1.8 V ± 0.15 V	14	
			2.5 V ± 0.2 V	/ 14	- 5
C _{pd}	Power dissipation capacitance	f = 1 MHz and 10 MHz	3.3 V ± 0.3 V	14	pF
			5.0 V ± 0.5 V	14	



5 Parameter Measurement Information



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, Z_O = 50 Ω , t_r \leq 3 ns, t_f \leq 3 ns.
- D. The outputs are measured one at a time, with one input transition per measurement.
- E. All parameters and waveforms are not applicable to all devices.

Figure 6. Load Circuit and Voltage Waveforms

Parameter Measurement Information (continued)

5.1 More Product Selection

DEVICE	PACKAGE	DESCRIPTION
SN74LV1T00	DCK, DBV	2-Input Positive-NAND Gate
SN74LV1T02	DCK, DBV	2-Input Positive-NOR Gate
SN74LV1T04	DCK, DBV	Inverter Gate
SN74LV1T08	DCK, DBV	2-Input Positive-AND Gate
SN74LV1T125	DCK, DBV, DPW	Single Buffer Gate
SN74LV1T14	DCK, DBV	Single Schmitt-Trigger Inverter Gate
SN74LV1T32	DCK, DBV	2-Input Positive-OR Gate
SN74LV1T86	DCK, DBV	Single 2-Input Exclusive-Or Gate
SN74LV1T125	DCK, DBV	Single Buffer Gate with 3-state Output
SN74LV1T125	DCK, DBV	Single Buffer Gate with 3-state Output
SN74LV4T125	RGY, PW	Quadruple Bus Buffer Gate With 3-State Outputs



6 Device and Documentation Support

6.1 Trademarks

All trademarks are the property of their respective owners.

6.2 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

6.3 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms and definitions.

7 Mechanical, Packaging, and Orderable Information

The following packaging information and addendum reflect the most current data available for the designated devices. This data is subject to change without notice and revision of this document.



7-Sep-2018

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
SN74LV1T125DBVR	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU CU SN	Level-1-260C-UNLIM	-40 to 125	(NEZ3, NEZJ, NEZS)	Samples
SN74LV1T125DBVRG4	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	NEZ3	Samples
SN74LV1T125DCKR	ACTIVE	SC70	DCK	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU CU SN	Level-1-260C-UNLIM	-40 to 125	(WZ3, WZJ, WZS)	Samples
SN74LV1T125DCKRG4	ACTIVE	SC70	DCK	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM		WZ3	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <= 1000ppm threshold. Antimony trioxide based flame retardants must also meet the <= 1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



www.ti.com

7-Sep-2018

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

TAPE AND REEL INFORMATION



*All dimensions are nominal



QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LV1T125DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.23	3.17	1.37	4.0	8.0	Q3
SN74LV1T125DBVR	SOT-23	DBV	5	3000	178.0	9.2	3.3	3.23	1.55	4.0	8.0	Q3
SN74LV1T125DBVR	SOT-23	DBV	5	3000	178.0	9.0	3.3	3.2	1.4	4.0	8.0	Q3
SN74LV1T125DBVRG4	SOT-23	DBV	5	3000	178.0	9.2	3.3	3.23	1.55	4.0	8.0	Q3
SN74LV1T125DCKR	SC70	DCK	5	3000	180.0	8.4	2.47	2.3	1.25	4.0	8.0	Q3
SN74LV1T125DCKR	SC70	DCK	5	3000	178.0	9.2	2.4	2.4	1.22	4.0	8.0	Q3
SN74LV1T125DCKR	SC70	DCK	5	3000	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
SN74LV1T125DCKRG4	SC70	DCK	5	3000	178.0	9.2	2.4	2.4	1.22	4.0	8.0	Q3

Texas Instruments

www.ti.com

PACKAGE MATERIALS INFORMATION

14-Oct-2018



All dimensions are nominal							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LV1T125DBVR	SOT-23	DBV	5	3000	202.0	201.0	28.0
SN74LV1T125DBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0
SN74LV1T125DBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0
SN74LV1T125DBVRG4	SOT-23	DBV	5	3000	180.0	180.0	18.0
SN74LV1T125DCKR	SC70	DCK	5	3000	202.0	201.0	28.0
SN74LV1T125DCKR	SC70	DCK	5	3000	180.0	180.0	18.0
SN74LV1T125DCKR	SC70	DCK	5	3000	180.0	180.0	18.0
SN74LV1T125DCKRG4	SC70	DCK	5	3000	180.0	180.0	18.0

DBV 5

GENERIC PACKAGE VIEW

SOT-23 - 1.45 mm max height SMALL OUTLINE TRANSISTOR



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





PACKAGE OUTLINE

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 This drawing is subject to change without notice.
 Reference JEDEC MO-178.



EXAMPLE BOARD LAYOUT

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

4. Publication IPC-7351 may have alternate designs.

5. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



EXAMPLE STENCIL DESIGN

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

7. Board assembly site may have different recommendations for stencil design.



^{6.} Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



PACKAGE OUTLINE

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 This drawing is subject to change without notice.
 Reference JEDEC MO-178.



EXAMPLE BOARD LAYOUT

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

4. Publication IPC-7351 may have alternate designs.

5. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



EXAMPLE STENCIL DESIGN

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

7. Board assembly site may have different recommendations for stencil design.



^{6.} Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

DCK (R-PDSO-G5)

PLASTIC SMALL-OUTLINE PACKAGE



- NOTES: A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
 - D. Falls within JEDEC MO-203 variation AA.



LAND PATTERN DATA



NOTES:

- A. All linear dimensions are in millimeters.B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2018, Texas Instruments Incorporated