











SCHS371E-NOVEMBER 2009-REVISED AUGUST 2018

CDC3RL02

# CDC3RL02 Low Phase-Noise Two-Channel Clock Fan-Out Buffer


#### **Features**

- Low Additive Noise:
  - 149 dBc/Hz at 10-kHz Offset Phase Noise
  - 0.37 ps (RMS) Output Jitter
- Limited Output Slew Rate for EMI Reduction (1- to 5-ns Rise/Fall Time for 10-pF to 50-pF Loads)
- Adaptive Output Stage Controls Reflection
- Regulated 1.8-V Externally Available I/O Supply
- Ultra-Small 8-bump YFP 0.4-mm Pitch WCSP  $(0.8 \text{ mm} \times 1.6 \text{ mm})$
- ESD Performance Exceeds JESD 22
  - 2000-V Human-Body Model (A114-A)
  - 1000-V Charged-Device Model (JESD22-C101-A Level III)

## Applications

- Cellular Phones
- Global Positioning Systems (GPS)
- Wireless LAN
- FM Radio
- WiMAX
- W-BT

## Simplified Block Diagram



Copyright © 2017, Texas Instruments Incorporated

# 3 Description

The CDC3RL02 is a two-channel clock fan-out buffer and is ideal for use in portable end-equipment, such as mobile phones, that require clock buffering with minimal additive phase noise and fan-out capabilities. It buffers a single master clock, such as a temperature compensated crystal oscillator (TCXO) to multiple peripherals. The device has two clock request inputs (CLK REQ1 and CLK REQ2), each of which enable a single clock output.

The CDC3RL02 accepts square or sine waves at the master clock input (MCLK\_IN), eliminating the need an AC coupling capacitor. The smallest acceptable sine wave is a 0.3-V signal (peak-topeak). CDC3RL02 has been designed to offer minimal channel-to-channel skew, additive output jitter, and additive phase noise. The adaptive clock output buffers offer controlled slew-rate over a wide capacitive loading range which minimizes EMI emissions, maintains signal integrity, and minimizes ringing caused by signal reflections on the clock distribution lines.

The CDC3RL02 has an integrated Low-Drop-Out (LDO) voltage regulator which accepts input voltages from 2.3 V to 5.5 V and outputs 1.8 V, 50 mA. This 1.8-V supply is externally available to provide regulated power to peripheral devices such as a TCXO.

The CDC3RL02 is offered in a 0.4-mm pitch waferlevel chip-scale (WCSP) package (0.8 mm × 1.6 mm) and is optimized for very low standby current consumption.

#### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)
CDC3RL02	DSBGA (8)	0.80 mm × 1.60 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.



# **Table of Contents**

1	Features 1		8.3 Feature Description	9
2	Applications 1		8.4 Device Functional Modes	10
3	Description 1	9	Application and Implementation	. 11
4	Revision History2		9.1 Application Information	11
5	Device Comparison Table3		9.2 Typical Application	12
6	Pin Configuration and Functions	10	Power Supply Recommendations	. 13
7	Specifications4	11	Layout	. 13
•	7.1 Absolute Maximum Ratings		11.1 Layout Guidelines	13
	7.2 ESD Ratings		11.2 Layout Example	13
	7.3 Recommended Operating Conditions	12	Device and Documentation Support	. 14
	7.4 Thermal Information		12.1 Receiving Notification of Documentation Update	s 14
	7.5 Electrical Characteristics		12.2 Community Resources	14
	7.6 Typical Characteristics		12.3 Trademarks	14
8	Detailed Description9		12.4 Electrostatic Discharge Caution	
_	8.1 Overview		12.5 Glossary	14
	8.2 Functional Block Diagram9	13	Mechanical, Packaging, and Orderable Information	. 14

# 4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes	s from Revision D (April 2017) to Revision E	Page
• Chan	aged V <sub>LDO</sub> test conditions to V <sub>IH</sub> conditions in the <i>Electrical Characteristics</i> table	5
	d a tablenote to the Function Table	
• Adde	d content to the LDO section	11
• Chan	ged the last sentence in the Detailed Design Procedure section	12
Changes	s from Revision C (January 2016) to Revision D	Page
<ul> <li>Upda</li> </ul>	ted clock request descriptions in the Pin Functions table	3
• Adde	d Receiving Notification of Documentation Updates section	14
Changes	s from Revision B (December 2015) to Revision C	Page
• Adde	d the Device Comparison Table	3
Changes	s from Revision A (September 2015) to Revision B	Page
	d Thermal Information table, Overview, Feature Description section, Power Supply Recomme Layout section	
Changes	s from Original (November 2009) to Revision A	Page
• Form	atted document to new standards	1

Submit Documentation Feedback




# 5 Device Comparison Table

T <sub>A</sub>	PACKAGE (1)	ORDERABLE PART NUMBER	BACKSIDE COATING <sup>(2)</sup>
-40 C to 85 C	YFP	CDC3RL02BYFPR	Yes
-40 C to 85 C	YFP	CDC3RL02YFPR	No

- (1) Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.
- (2) CSP (DSBGA) devices manufactured with backside coating have an increased resistance to cracking due to the increased physical strength of the package. Devices with backside coating are highly encouraged for new designs.

# 6 Pin Configuration and Functions

YFP Package 8-Pin DSBGA Top View



## **Pin Functions**

PI	PIN				DESCRIPTION	
NAME	NO.	I/O	DESCRIPTION			
$V_{BATT}$	A1	I	Input to internal LDO			
CLK_OUT1	A2	0	Clock output 1			
$V_{LDO}$	B1	0	1.8 V I/O supply for CDC3RL02 and external TCXO			
CLK_REQ1	B2	I	Clock request 1 (from peripheral) for Clock output 1			
MCLK_IN	C1	I	Master clock input			
CLK_REQ2	C2	I	Clock request 2 (from peripheral) for Clock output 2			
GND	D1	_	Ground			
CLK_OUT2	D2	0	Clock output 2			

# YFP Package Pin Assignments

	1	2
Α	$V_{BATT}$	CLK_OUT1
В	$V_{LDO}$	CLK_REQ1
С	MCLK_LIN	CLK_REQ2
D	GND	CLK_OUT2



# 7 Specifications

## 7.1 Absolute Maximum Ratings

over operating free-air temperature range, unless otherwise noted. (1)

			MIN	MAX	UNIT
V <sub>BATT</sub>	Voltage range <sup>(2)</sup>		-0.3	7	V
	Voltage range <sup>(3)</sup>	CLK_REQ_1/2, MCLK_IN	-0.3	$V_{BATT} + 0.3$	V
	voltage range (*)	V <sub>LDO</sub> , CLK_OUT_1/2 <sup>(2)</sup>	-0.3	$V_{BATT} + 0.3$	V
I <sub>IK</sub>	Input clamp current at V <sub>BATT</sub> , CLK_REQ_1/2, and MCLK_IN	V <sub>I</sub> < 0		-50	mA
Io	Continuous output current	CLK_OUT1/2		±20	mA
	Continuous current through GND, V <sub>BATT</sub> , V <sub>LI</sub>	00		±50	mA
T <sub>J</sub>	Operating virtual junction temperature		-40	150	°C
T <sub>A</sub>	Operating ambient temperature range		-40	85	°C
T <sub>stg</sub>	Storage temperature range		-55	150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## 7.2 ESD Ratings

			VALUE	UNIT
		Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±2000	
V <sub>(ESD)</sub>	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	±1000	V
		Machine Model	200	

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. Manufacturing with less than 500-V HBM is possible with the necessary precautions.

# 7.3 Recommended Operating Conditions

See (1)

			MIN	MAX	UNIT
$V_{BATT}$	Input voltage to internal LDO		2.3	5.5	V
VI	Input voltage	MCLK_IN, CLK_REQ1/2	0	1.89	V
Vo	Output voltage	CLK_OUT1/2	0	1.8	V
$V_{IH}$	High-level input voltage	CLK_REQ1/2	1.3	1.89	V
$V_{IL}$	Low-level input voltage	CLK_REQ1/2	0	0.5	V
I <sub>OH</sub>	High-level output current, DC current		-8		mA
I <sub>OL</sub>	Low-level output current, DC current			8	mA

 All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. See the TI application report, Implications of Slow or Floating CMOS Inputs, SCBA004.

<sup>(2)</sup> The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

<sup>(3)</sup> All voltage values are with respect to network ground pin.

<sup>(2)</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process. Manufacturing with less than 250-V CDM is possible with the necessary precautions.



## 7.4 Thermal Information

		CDC3RL02	
	THERMAL METRIC <sup>(1)</sup>	YFP (TSSOP)	UNIT
		8 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	107.8	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	1.3	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	18.1	°C/W
ΨЈТ	Junction-to-top characterization parameter	4.5	°C/W
ΨЈВ	Junction-to-board characterization parameter	18.1	°C/W

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report (SPRA953).

## 7.5 Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CON	DITIONS	MIN	TYP	MAX	UNIT
LDO							
V <sub>OUT</sub>	LDO output voltage	I <sub>OUT</sub> = 50 mA		1.71	1.8	1.89	V
C <sub>LDO</sub>	External load capacitance			1		10	μF
I <sub>OUT(SC)</sub>	Short circuit output current	$R_L = 0 \Omega$			100		mA
I <sub>OUT(PK)</sub>	Peak output current	$V_{BATT} = 2.3 \text{ V}, V_{LDO} = V_{OUT} -$	- 5%			100	mA
PSR	Power supply rejection	V <sub>BATT</sub> = 2.3 V, I <sub>OUT</sub> = 2 mA,	f <sub>IN</sub> = 217 Hz and 1 kHz	60			dB
PSK	Power supply rejection	V <sub>BATT</sub> = 2.3 V, I <sub>OUT</sub> = 2 IIIA,	f <sub>IN</sub> = 3.25 MHz	40			UD
•	LDO startup time	$V_{BATT} = 2.3 \text{ V} , C_{LDO} = 1 \mu\text{F}, \\ CLK\_REQ\_n \text{ to } V_{IH} = 1.71 \text{ V}$			0.2		ms
t <sub>su</sub>	LDO startup time	$V_{BATT}$ = 5.5 V , $C_{LDO}$ = 10 μF CLK_REQ_n to $V_{IH}$ = 1.71 V				1	1113
POWER	CONSUMPTION			<u>.</u>			
$I_{SB}$	Standby current	Device in standby (all V <sub>CLK_RI</sub>	$EQ_n = 0 V$		0.2	1	μΑ
I <sub>CCS</sub>	Static current consumption	Device active but not switchin	vice active but not switching		0.4	1	mA
I <sub>OB</sub>	Output buffer average current	$f_{IN} = 26 \text{ MHz}, C_{LOAD} = 50 \text{ pF}$			4.2		mA
$C_{PD}$	Output power dissipation capacitance	f <sub>IN</sub> = 26 MHz				44	pF
MCLK_I	N INPUT						
l <sub>l</sub>	MCLK_IN, CLK_REQ_1/2 leakage current	V <sub>I</sub> = V <sub>IH</sub> or GND				1	μΑ
Cı	MCLK_IN capacitance	f <sub>IN</sub> = 26 MHz			4.75		pF
R <sub>I</sub>	MCLK_IN impedance	f <sub>IN</sub> = 26 MHz			6		kΩ
f <sub>IN</sub>	MCLK_IN frequency range			10	26	52	MHz
MCLK_I	N LVCMOS SOURCE						
			1-kHz offset		-140		
	Additive phase noise	f - 26 MHz + /t < 1 no	10-kHz offset		-149		dBc/Hz
	Additive priase noise	$f_{IN} = 26 \text{ MHz}, t_r/t_f \le 1 \text{ ns}$	100-kHz offset		-153		ubt/nz
			1-MHz offset		-148		
	Additive jitter	$f_{IN} = 26 \text{ MHz}, V_{PP} = 0.8 \text{ V}, BV$	V = 10–5 MHz		0.37		ps (rms)
t <sub>DL</sub>	MCLK_IN to CLK_OUT_n propagation delay				11		ns
DCL	Output duty cycle	f <sub>IN</sub> = 26 MHz, DC <sub>IN</sub> = 50%		45%	50%	55%	




# **Electrical Characteristics (continued)**

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CON	DITIONS	MIN	TYP	MAX	UNIT
MCLK	IN SINUSOIDAL SOURCE			•			
$V_{MA}$	Input amplitude			0.3		1.8	V
			1-kHz offset		-141		
		f 00 MH= V 4.0 V	10-kHz offset		-149		
		$f_{IN} = 26 \text{ MHz}, V_{MA} = 1.8 V_{PP}$	100-kHz offset		-152		
	Additive phase poice		1-MHz offset		-148		dDa/Lla
	Additive phase noise		1-kHz offset		-139		dBc/Hz
		f 26 MH= 1/ 0.9 1/	10-kHz offset		-146		
		$f_{IN} = 26 \text{ MHz}, V_{MA} = 0.8 V_{PP}$	100-kHz offset		-150		
			1-MHz offset		-146		
	Additive jitter	$f_{IN} = 26 \text{ MHz}, V_{MA} = 1.8 V_{PP},$	BW = 10–5 MHz		0.41		ps (RMS)
t <sub>DS</sub>	MCLK_IN to CLK_OUT_1/2 propagation delay				12		ns
DCs	Output duty cycle	$f_{IN} = 26 \text{ MHz}, V_{MA} > 1.8 V_{PP}$		45%	50%	55%	
CLK_C	OUT_N OUTPUTS						,
t <sub>r</sub>	20% to 80% rise time	C <sub>L</sub> = 10 pF to 50 pF		1		5.2	ns
t <sub>f</sub>	20% to 80% fall time	C <sub>L</sub> = 10 pF to 50 pF		1		5.2	ns
t <sub>sk</sub>	Channel-to-channel skew	$C_L = 10 \text{ pF to } 50 \text{ pF } (C_{L1} = C_L)$	_2)	-0.5		0.5	ns
\/	High lovel output voltage	$I_{OH} = -100 \mu A$ , reference to V	LDO	-0.1			V
V <sub>OH</sub>	High-level output voltage	$I_{OH} = -8 \text{ mA}$		1.2			V
\/	Low level output voltage	I <sub>OL</sub> = 20 μA				0.2	
$V_{OL}$	Low-level output voltage	I <sub>OL</sub> = 8 mA				0.55	V




## 7.6 Typical Characteristics





## **Typical Characteristics (continued)**





# 8 Detailed Description


#### 8.1 Overview

The CDC3RL02 is a two-channel clock fan-out buffer and is ideal for use in portable end-equipment, such as mobile phones, that require clock buffering with minimal additive phase noise and fan-out capabilities. It buffers a single master clock, such as a temperature compensated crystal oscillator (TCXO) to multiple peripherals. The device has two clock request inputs (CLK\_REQ1 and CLK\_REQ2), each of which enable a single clock output.

The CDC3RL02 accepts square or sine waves at the master clock input (MCLK\_IN), eliminating the need for an AC coupling capacitor. The smallest acceptable sine wave is a 0.3-V signal (peak-to-peak). CDC3RL02 has been designed to offer minimal channel-to-channel skew, additive output jitter, and additive phase noise. The adaptive clock output buffers offer controlled slew-rate over a wide capacitive loading range which minimizes EMI emissions, maintains signal integrity, and minimizes ringing caused by signal reflections on the clock distribution lines.

The CDC3RL02 has an integrated Low-Drop-Out (LDO) voltage regulator which accepts input voltages from 2.3 V to 5.5 V and outputs 1.8 V, 50 mA. This 1.8-V supply is externally available to provide regulated power to peripheral devices such as a TCXO.

## 8.2 Functional Block Diagram



Copyright © 2017, Texas Instruments Incorporated

## 8.3 Feature Description

#### 8.3.1 Low Additive Noise

The CDC3RL02 features -149 dBc/Hz at 10 kHz offset phase noise and 0.37 ps (RMS) of output jitter, to make sure that the buffered signals are clean.

#### 8.3.2 Regulated 1.8-V Externally Available I/O Supply

The CDC3RL02 allows users to connect to the output of the internal LDO, for providing power to other ICs. For more information, refer to *LDO*.

#### 8.3.3 Ultra-Small 8-bump YFP 0.4-mm Pitch WCSP Package

Using the ultra-small YFP package, the CDC3RL02 is very small and allows it to be placed on a board with minimum work.



## 8.4 Device Functional Modes

Table 1 is the function table for CDC3RL02.

**Table 1. Function Table** 

	INPUTS	OUTPUTS				
CLK_REQ1 <sup>(1)</sup>	CLK_REQ2 <sup>(1)</sup>	MCLK_IN	CLK_OUT1	CLK_OUT2		
L	L	X	L	L		
L	Н	CLK	L	CLK		
Н	L	CLK	CLK	L		
Н	Н	CLK	CLK	CLK		

<sup>(1)</sup> If a CLK\_OUT will always be enabled, it is acceptable to tie its CLK\_REQ pin to an external 1.8 V source (not VLDO).

10



# 9 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

## 9.1 Application Information

## 9.1.1 Input Clock Squarer

Figure 11 shows the input stage of the CDC3RL02. The input signal at MCLK\_IN can be a square wave or sine wave. C<sub>MCLK</sub> is an internal AC coupling capacitor that allows a direct connection from the TCXO to the CDC3RL02 without an external capacitor.




Figure 11. Input Stage with Internal AC Coupling Capacitor

Any external component added in the series path of the clock signal will potentially add phase noise and jitter. The error source associated with the internal decoupling capacitor is included in the specification of the CDC3RL02. The recommended clock frequency band of the CDC3RL02 is 10 MHz to 52 MHz for specified functionality. All performance metrics are specified at 26 MHz. The lowest acceptable sinusoidal signal amplitude is 0.8  $V_{PP}$  for specified performance. Amplitudes as low as 0.3  $V_{PP}$  are acceptable but with reduced phase-noise and jitter performance.

#### 9.1.2 Output Stage

Each output drives 1.8-V LVCMOS levels. Adaptive output buffers limit the rise/fall time of the output to within 1 ns to 5 ns with load capacitance between 10 pF and 50 pF. Fast slew rates introduce EMI into the system. Each output buffer limits EMI by keeping the rise/fall time above 1 ns. Slow rise/fall times can induce additive phase noise and duty cycle errors in the load device. The output buffer limits these errors by keeping the rise/fall time below 5 ns. In addition, the output stage dynamically alters impedance based on the instantaneous voltage level of the output. This dynamic change limits reflections keeping the output signal monotonic during transitions. Each output is active low when not requested to avoid false clocking of the load device.

#### 9.1.3 LDO

A low noise 1.8-V LDO is integrated to provide the I/O supply for the output buffers. The LDO output is externally available to power a clock source such as a TCXO. A clean supply is provided to the clock buffers and the clock source for optimum phase noise performance. The input range of the LDO allows the device to be powered directly from a single cell Li battery. The LDO is enabled by either of the CLK\_REQ\_N signals. When disabled, the device enters a low power shutdown mode consuming less than 1  $\mu A$  from the battery. The LDO requires an output decoupling capacitor in the range of 1  $\mu F$  to 10  $\mu F$  with an equivalent series resistance (ESR) of at least 0.1  $\Omega$  for compensation and high-frequency PSR. This capacitor must stay within the specified range for capacitance and ESR over the entire operating temperature range. A ceramic capacitor can be used if a small external resistance is added in series with it to increase the effective ESR. An input bypass capacitor of 1  $\mu F$  or larger is recommended.



## 9.2 Typical Application

The CDC3RL02 is ideal for use in mobile applications as shown in Figure 12. In this example, a single low noise TCXO system clock source is buffered to drive a mobile GPS receiver and WLAN transceiver. Each peripheral independently requests an active clock by asserting a single clock request line (CLK\_REQ\_1 or CLK\_REQ\_2). When both clock request lines are inactive, the CDC3RL02 enters a low current shutdown mode. In this mode, the LDO output, CLK\_OUT\_1, and CLK\_OUT\_2 are pulled to GND and the TCXO will be unpowered.




Figure 12. Mobile Application

When either peripheral requests the clock, the CDC3RL02 will enable the LDO and power the TCXO. The TCXO output (square wave, sine wave, or clipped sine wave) is converted to a square wave and buffered to the requested output.

## 9.2.1 Design Requirements

For the typical application, the user must know the following parameters.

**Table 2. Design Parameters** 

PARAMETER	DESCRIPTION	EXAMPLE VALUE
$V_{BATT}$	Input voltage from battery or power supply	3.7 V
MCLK_IN	Input frequency from a TCXO	26 MHz

#### 9.2.2 Detailed Design Procedure

The designer must make sure that all parameters are within the ranges specified in *Recommended Operating Conditions*.

Each device which receives a clock output from the CDC3RL02 should have the CLK request pin connected to the appropriate CLK\_REQ pin on the CDC3RL02. This will enable the output buffer when a device requests the clock signal.

It is possible to have a control the outputs of the clock by using a GPIO from a controller to control the CLK\_REQ pins.

If one of the outputs is unused, then tie the CLK\_REQ and CLK\_OUT pins to ground. If the user wants a CLK\_OUT pin always enabled, it is acceptable to tie the paired CLK\_REQ pin to an external 1.8-V source (not  $V_{LDO}$  because the LDO output is not enabled until at least one CLK\_REQ pin is high).

Submit Documentation Feedback



#### 9.2.3 Application Curve




Figure 13. Sine Wave Input vs Output

# 10 Power Supply Recommendations

General power supply recommendations are to be considered for the CDC3RL02. These include:

- Decoupling capacitors placed close to the V<sub>BATT</sub> pin of typical values (1 μF)
- V<sub>BATT</sub> be within the recommended voltage range

## 11 Layout

## 11.1 Layout Guidelines

To ensure reliability of the device, following common printed-circuit board layout guidelines is recommended.

- Bypass capacitors should be used on power supplies and should be placed as close as possible to the V<sub>BATT</sub> pin
- · Short trace-lengths should be used to avoid excessive loading
- For improved performance on the clock output lines, use a ground trace on the sides of the clock trace to minimize crosstalk and EMI

## 11.2 Layout Example




Figure 14. Example Layout for YFP Package

Copyright © 2009–2018, Texas Instruments Incorporated



# 12 Device and Documentation Support

## 12.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

## 12.2 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### 12.3 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

#### 12.4 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

#### 12.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

## 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



# PACKAGE OPTION ADDENDUM

24-Aug-2018

#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
CDC3RL02BYFPR	ACTIVE	DSBGA	YFP	8	3000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 85	4LN	Samples
CDC3RL02YFPR	ACTIVE	DSBGA	YFP	8	3000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 85	(4L2, 4LN)	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.





24-Aug-2018

# PACKAGE MATERIALS INFORMATION

www.ti.com 21-Aug-2018

# TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CDC3RL02BYFPR	DSBGA	YFP	8	3000	178.0	9.2	0.9	1.75	0.6	4.0	8.0	Q1
CDC3RL02YFPR	DSBGA	YFP	8	3000	178.0	9.2	0.9	1.75	0.6	4.0	8.0	Q1

www.ti.com 21-Aug-2018




#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CDC3RL02BYFPR	DSBGA	YFP	8	3000	220.0	220.0	35.0
CDC3RL02YFPR	DSBGA	YFP	8	3000	220.0	220.0	35.0

YFP (R-XBGA-N8)

DIE-SIZE BALL GRID ARRAY



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. NanoFree™ package configuration.

NanoFree is a trademark of Texas Instruments



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.