#### PAL16L8AM, PAL16L8A-2M, PAL16R4AM, PAL16R4A-2M PAL16R6AM, PAL16R6A-2M, PAL16R8AM, PAL16R8A-2M STANDARD HIGH-SPEED PAL<sup>®</sup> CIRCUITS

SRPS016 – D2705, FEBRUARY 1984 – REVISED MARCH 1992

- Choice of Operating Speeds High-Speed, A Devices . . . 25 MHz Min Half-Power, A-2 Devices . . . 16 MHz Min
- Choice of Input/Output Configuration
- Package Options Include Both Ceramic DIP and Chip Carrier in Addition to Ceramic Flat Package

DEVICE	I INPUTS	3-STATE O OUTPUTS	REGISTERED Q OUTPUTS	I/O PORT S
PAL16L8	10	2	0	6
PAL16R4	8	0	4 (3-state buffers)	4
PAL16R6	8	0	6 (3-state buffers)	2
PAL16R8	8	0	8 (3-state buffers)	0

#### description

These programmable array logic devices feature high speed and a choice of either standard or half-power devices. They combine Advanced Low-Power Schottky technology with proven titanium-tungsten fuses. These devices will provide reliable, high-performance substitutes for conventional TTL logic. Their easy programmability allow for quick design of "custom" functions and typically results in a more compact circuit board. In addition, chip carriers are available for further reduction in board space.

The Half-Power versions offer a choice of operating frequency, switching speeds, and power dissipation. In many cases, these Half-Power devices can result in significant power reduction from an overall system level.


The PAL16' M series is characterized for operation over the full military temperature range of  $-55^{\circ}$ C to  $125^{\circ}$ C.

PAL16L8'
J OR W PACKAGE
(TOP VIEW)

1	-			
١C	1	U	20	]v <sub>cc</sub>
ι[	2		19	]0
1 [	3		18	] I/O
1 [	4		17	] 1/0
ΙC	5		16	] 1/0
١C	6		15	] I/O
ΙC	7		14	] I/O
١Ľ	8		13	] I/O
ΙC	9		12	]0
GND [	10		11	ון
l				I

PAL16L8' FK PACKAGE






PAL is a registered trademark of Advanced Micro Devices Inc.



# PAL16R4AM, PAL16R4A-2M, PAL16R6AM, PAL16R6A-2M, PAL16R8AM, PAL16R8A-2M STANDARD HIGH-SPEED $\it PAL^{\textcircled{B}}$ CIRCUITS


SRPS016 - D2705, FEBRUARY 1984 - REVISED MARCH 1992





## PAL16L8AM, PAL16L8A-2M, PAL16R4AM, PAL16R4A-2M STANDARD HIGH-SPEED PAL® CIRCUITS

SRPS016 - D2705, FEBRUARY 1984 - REVISED MARCH 1992



functional block diagrams (positive logic)


 $\sim$  denotes fused inputs



# PAL16R6AM, PAL16R6A-2M, PAL16R8AM, PAL16R8A-2M STANDARD HIGH-SPEED PAL® CIRCUITS

SRPS016 - D2705, FEBRUARY 1984 - REVISED MARCH 1992

#### functional block diagrams (positive logic)




PAL16R6AM

 $\bigcirc$  denotes fused inputs



## PAL16L8AM, PAL16L8A-2M STANDARD HIGH-SPEED PAL® CIRCUITS


SRPS016 - D2705, FEBRUARY 1984 - REVISED MARCH 1992





## PAL16R4AM, PAL16R4A-2M STANDARD HIGH-SPEED PAL® CIRCUITS


SRPS016 - D2705, FEBRUARY 1984 - REVISED MARCH 1992





## PAL16R6AM, PAL16R6A-2M STANDARD HIGH-SPEED PAL® CIRCUITS


SRPS016 - D2705, FEBRUARY 1984 - REVISED MARCH 1992





## PAL16R8AM, PAL16R8A-2M STANDARD HIGH-SPEED PAL® CIRCUITS

SRPS016 - D2705, FEBRUARY 1984 - REVISED MARCH 1992





## PAL16L8AM, PAL16L8A-2M, PAL16R4AM, PAL16R4A-2M PAL16R6AM, PAL16R6A-2M, PAL16R8AM, PAL16R8A-2M STANDARD HIGH-SPEED PAL® CIRCUITS

SRPS016 - D2705, FEBRUARY 1984 - REVISED MARCH 1992

#### programming information

Texas Instruments programmable logic devices can be programmed using widely available software and inexpensive device programmers.

Complete programming specifications, algorithms, and the latest information on hardware, software, and firmware are available upon request. Information on programmers capable of programming Texas Instruments programmable logic is also available, upon request, from the nearest TI field sales office, local authorized TI distributor, or by calling Texas Instruments at (214) 997-5666.

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V <sub>CC</sub> (see Note 1)	7 V
Input voltage (see Note 1)	5.5 V
Voltage applied to disabled output (see Note 1)	5.5 V
Operating free-air temperature range	C to 125°C
Storage temperature range	C to 150°C

NOTE 1: These ratings apply except for programming pins during a programming cycle.

#### recommended operating conditions

		MIN	NOM	MAX	UNIT
VCC	Supply voltage	4.5	5	5.5	V
VIH	High-level input voltage	2		5.5	V
VIL	Low-level input voltage			0.8	V
ЮН	High-level output current			-2	mA
IOL	Low-level output current			12	mA
TA	Operating free-air temperature	-55	25	125	°C



# PAL16L8AM, PAL16R4AM, PAL16R6AM, PAL16R8AM STANDARD HIGH-SPEED PAL® CIRCUITS

SRPS016 - D2705, FEBRUARY 1984 - REVISED MARCH 1992

#### electrical characteristics over recommended operating free-air temperature range

PAR	RAMETER		TEST CONDITIONS	6	MIN	TYP <sup>†</sup>	MAX	UNIT
VIK		V <sub>CC</sub> = 4.5 V,	lj = -18 mA				-1.5	V
VOH		V <sub>CC</sub> = 4.5 V,	$I_{OH} = -2 \text{ mA}$		2.4	3.2		V
VOL		V <sub>CC</sub> = 4.5 V,	I <sub>OL</sub> = 12 mA			0.25	0.4	V
	Outputs						20	
IOZH	I/O ports	V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 2.7 V				100	μA
	Outputs		V 04V				-20	
IOZL	I/O ports	V <sub>CC</sub> = 5.5 V,	$V_{O} = 0.4 V$				-100	μA
lj –		V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 5.5 V				0.2	mA
l	I/O Ports						100	
ΙΗ	All others	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 2.7 V				25	μA
	OE input						-0.2	
μL	All others	V <sub>CC</sub> = 5.5 V,	$V_{I} = 0.4 V$				-0.1	mA
los‡		V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 0.5 V		-30		-250	mA
ICC		V <sub>CC</sub> = 5.5 V,	$V_{I} = 0,$	Outputs open		75	180	mA

#### timing requirements

			MIN	MAX	UNIT
fclock	Clock Frequency	0	25	MHz	
t	Dulas duration (real Nate 2)	Clock high	15		
τ <sub>w</sub>	Pulse duration (see Note 2)	Clock low	20		ns
t <sub>su</sub>	Setup time, input or feedback before CLK <sup>↑</sup>	25		ns	
th	Hold time, input or feedback after CLK <sup>↑</sup>		0		ns

NOTE 2: The total clock period of clock high and clock low must not exceed clock frequency, f<sub>clock</sub>. The minimum pulse durations specified are only for clock high or low, but not for both simultaneously.

## switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITION	MIN	түр†	MAX	UNIT
fmax				25	45		MHz
<sup>t</sup> pd	I, I/O	0, I/O			15	30	ns
<sup>t</sup> pd	CLK↑	Q	R1 = 390 Ω,		10	20	ns
ten	OE↓	Q	R2 = 750 Ω,		15	25	ns
<sup>t</sup> dis	OE↑	Q	See Figure 1		10	25	ns
t <sub>en</sub>	I, I/O	O, I/O	]		14	30	ns
<sup>t</sup> dis	I, I/O	O, I/O			13	30	ns

<sup>†</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .

<sup>‡</sup> Not more than one output should be shorted at a time and the duration of the short circuit should not exceed one second. Set V<sub>O</sub> at 0.5 V to avoid test equipment degradation.



## PAL16L8A-2M, PAL16R4A-2M, PAL16R6A-2M, PAL16R8A-2M STANDARD HIGH-SPEED PAL® CIRCUITS

SRPS016 - D2705, FEBRUARY 1984 - REVISED MARCH 1992

#### electrical characteristics over recommended operating free-air temperature range

PAR	RAMETER		TEST CONDITION	S	MIN	TYP <sup>†</sup>	MAX	UNIT
VIK		V <sub>CC</sub> = 4.5 V,	lj = -18 mA				-1.5	V
VOH		V <sub>CC</sub> = 4.5 V,	$I_{OH} = -2 \text{ mA}$		2.4	3.2		V
VOL		V <sub>CC</sub> = 4.5 V,	I <sub>OL</sub> = 12 mA			0.25	0.4	V
1	Outputs						20	
IOZH	I/O ports	V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 2.7 V				100	μA
	Outputs		V 04V				-20	
IOZL	I/O ports	V <sub>CC</sub> = 5.5 V,	$V_{O} = 0.4 V$				-100	μA
Ιį	-	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 5.5 V				0.2	mA
L	I/O Ports						100	
Iн	All others	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 2.7 V				25	μA
	OE input		N/ 0.4 M				-0.2	
ΙL	All others	V <sub>CC</sub> = 5.5 V,	$V_{I} = 0.4 V$				-0.1	mA
los‡	-	V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 0.5 V		-30		-250	mA
ICC		V <sub>CC</sub> = 5.5 V,	$V_{I} = 0,$	Outputs open		75	90	mA

#### timing requirements

			MIN	MAX	UNIT
fclock	Clock Frequency		0	16	MHz
t	Dulas duration (and Nata 2)	Clock high	25		
tw	Pulse duration (see Note 2)	Clock low	25		ns
t <sub>su</sub>	Setup time, input or feedback before $CLK\uparrow$	35		ns	
th	Hold time, input or feedback after $CLK\uparrow$		0		ns

NOTE 2: The total clock period of clock high and clock low must not exceed clock frequency, f<sub>clock</sub>. The minimum pulse durations specified are only for clock high or low, but not for both simultaneously.

## switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITION	MIN	түр†	MAX	UNIT
fmax				16	25		MHz
<sup>t</sup> pd	I, I/O	0, I/O	]		25	40	ns
<sup>t</sup> pd	CLK↑	Q	R1 = 390 Ω,		11	25	ns
ten	OE↓	Q	R2 = 750 Ω,		20	25	ns
<sup>t</sup> dis	OE↑	Q	See Figure 1		11	25	ns
t <sub>en</sub>	I, I/O	O, I/O	]		25	40	ns
<sup>t</sup> dis	I, I/O	O, I/O			25	35	ns


<sup>†</sup> All typical values are at V<sub>CC</sub> = 5 V,  $T_A = 25^{\circ}$ C.

<sup>‡</sup> Not more than one output should be shorted at a time and the duration of the short circuit should not exceed one second. Set V<sub>O</sub> at 0.5 V to avoid test equipment degradation.



## PAL16L8AM, PAL16L8A-2M, PAL16R4AM, PAL16R4A-2M PAL16R6AM, PAL16R6A-2M, PAL16R8AM, PAL16R8A-2M STANDARD HIGH-SPEED *PAL*<sup>®</sup> CIRCUITS

SRPS016 – D2705, FEBRUARY 1984 – REVISED MARCH 1992



- NOTES: A. CL includes probe and jig capacitance and is 50 pF for  $t_{pd}$  and  $t_{en}$ , 5 pF for  $t_{dis}$ .
  - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
  - C. All input pulses have the following characteristics: PRR  $\leq$  10 MHz, t<sub>r</sub> and t<sub>f</sub>  $\leq$  2 ns, duty cycle = 50%
  - D. When measuring propagation delay times of 3-state outputs, switch S1 is closed.
  - E. Equivalent loads may be used for testing.

Figure 1. Load Circuit and Voltage Waveforms





17-Mar-2017

### PACKAGING INFORMATION

Orderable Device		Package Type	•	Pins	•	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
81036072A	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	81036072A PAL16L8A MFKB	Samples
8103607RA	ACTIVE	CDIP	J	20	1	TBD	A42	N / A for Pkg Type	-55 to 125	8103607RA PAL16L8AMJB	Samples
8103607SA	ACTIVE	CFP	W	20	1	TBD	A42	N / A for Pkg Type	-55 to 125	8103607SA PAL16L8AMWB	Samples
81036082A	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	81036082A PAL16R8A MFKB	Samples
8103608RA	ACTIVE	CDIP	J	20	1	TBD	A42	N / A for Pkg Type	-55 to 125	8103608RA PAL16R8AMJB	Samples
81036092A	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	81036092A PAL16R6A MFKB	Samples
8103609RA	ACTIVE	CDIP	J	20	1	TBD	A42	N / A for Pkg Type	-55 to 125	8103609RA PAL16R6AMJB	Samples
81036102A	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	81036102A PAL16R4A MFKB	Samples
8103610RA	ACTIVE	CDIP	J	20	1	TBD	A42	N / A for Pkg Type	-55 to 125	8103610RA PAL16R4AMJB	Samples
8103610SA	ACTIVE	CFP	W	20	1	TBD	A42	N / A for Pkg Type	-55 to 125	8103610SA PAL16R4AMWB	Samples
81036112A	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	81036112A PAL16L8A- 2MFKB	Samples
8103611RA	ACTIVE	CDIP	J	20	1	TBD	A42	N / A for Pkg Type	-55 to 125	8103611RA PAL16L8A-2MJB	Samples
81036142A	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	81036142A PAL16R4A- 2MFKB	Samples
PAL16L8A-2MFKB	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	81036112A PAL16L8A- 2MFKB	Samples



17-Mar-2017



www.ti.com

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Sampl
PAL16L8A-2MJ	ACTIVE	CDIP	J	20	1	TBD	A42	N / A for Pkg Type	-55 to 125	PAL16L8A-2MJ	Sampl
PAL16L8A-2MJB	ACTIVE	CDIP	J	20	1	TBD	A42	N / A for Pkg Type	-55 to 125	8103611RA PAL16L8A-2MJB	Samp
PAL16L8AMFKB	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	81036072A PAL16L8A MFKB	Samp
PAL16L8AMJ	ACTIVE	CDIP	J	20	1	TBD	A42	N / A for Pkg Type	-55 to 125	PAL16L8AMJ	Samp
PAL16L8AMJB	ACTIVE	CDIP	J	20	1	TBD	A42	N / A for Pkg Type	-55 to 125	8103607RA PAL16L8AMJB	Samp
PAL16L8AMWB	ACTIVE	CFP	W	20	1	TBD	A42	N / A for Pkg Type	-55 to 125	8103607SA PAL16L8AMWB	Samp
PAL16R4A-2MFKB	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	81036142A PAL16R4A- 2MFKB	Samp
PAL16R4A-2MJ	NRND	CDIP	J	20	1	TBD	A42	N / A for Pkg Type	-55 to 125	PAL16R4A-2MJ	
PAL16R4AMFKB	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	81036102A PAL16R4A MFKB	Samp
PAL16R4AMJ	ACTIVE	CDIP	J	20	1	TBD	A42	N / A for Pkg Type	-55 to 125	PAL16R4AMJ	Samj
PAL16R4AMJB	ACTIVE	CDIP	J	20	1	TBD	A42	N / A for Pkg Type	-55 to 125	8103610RA PAL16R4AMJB	Samp
PAL16R4AMWB	ACTIVE	CFP	W	20	1	TBD	A42	N / A for Pkg Type	-55 to 125	8103610SA PAL16R4AMWB	Samj
PAL16R6AMFKB	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	81036092A PAL16R6A MFKB	Samj
PAL16R6AMJ	ACTIVE	CDIP	J	20	1	TBD	A42	N / A for Pkg Type	-55 to 125	PAL16R6AMJ	Sam
PAL16R6AMJB	ACTIVE	CDIP	J	20	1	TBD	A42	N / A for Pkg Type	-55 to 125	8103609RA PAL16R6AMJB	Sam
PAL16R8AMFKB	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	81036082A PAL16R8A MFKB	Sam
PAL16R8AMJ	ACTIVE	CDIP	J	20	1	TBD	A42	N / A for Pkg Type	-55 to 125	PAL16R8AMJ	Sam



17-Mar-2017

Orderable Device	Status	Package Type	•	Pins	•	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
PAL16R8AMJB	ACTIVE	CDIP	J	20	1	TBD	A42	N / A for Pkg Type	-55 to 125	8103608RA PAL16R8AMJB	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF PAL16L8A-2M, PAL16L8AM, PAL16R4AM, PAL16R6AM, PAL16R8AM :



www.ti.com

17-Mar-2017

• Catalog: PAL16L8A-2, PAL16L8A, PAL16R4A, PAL16R6A, PAL16R8A

NOTE: Qualified Version Definitions:

• Catalog - TI's standard catalog product

W (R-GDFP-F20)

CERAMIC DUAL FLATPACK



- NOTES: A. All linear dimensions are in inches (millimeters).
  - This drawing is subject to change without notice. В.
  - C. This package can be hermetically sealed with a ceramic lid using glass frit.
    D. Index point is provided on cap for terminal identification only.
    E. Falls within Mil-Std 1835 GDFP2-F20



LEADLESS CERAMIC CHIP CARRIER

FK (S-CQCC-N\*\*) 28 TERMINAL SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

- C. This package can be hermetically sealed with a metal lid.
- D. Falls within JEDEC MS-004



J (R-GDIP-T\*\*) 14 LEADS SHOWN

CERAMIC DUAL IN-LINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

#### **IMPORTANT NOTICE**

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's noncompliance with the terms and provisions of this Notice.

> Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2017, Texas Instruments Incorporated