NEC Microcomputers, Inc.



4096 (1024x4) BIT STATIC RAM

DESCRIPTION

The μ PD2149 is a 4096-bit static Random Access Memory organized as 1024 words by 4-bits. Using a scaled NMOS technology, it incorporates an innovative design approach which provides the ease-of-use features associated with non-clocked static memories.

The µPD2149 is encapsulated in an 18-pin ceramic package configured with the industry standard pinout. It is directly TTL compatible in all respects: inputs, outputs, and a single +5V supply. The data is read out non-destructively and has the same polarity as the input data.

FEATURES

- Completely Static Memory No Clock or Timing Strobe Required
- Equal Access and Cycle Times, Faster Chip Select Access
- Single +5V Supply
- High Density 18-Pin Package
- Directly TTL Compatible All Inputs and Outputs
- Common Input and Output
- Three-State Output
- Access Time: 35-55 ns MAX (From Address)
 - 15-25 ns MAX (From Chip Select)
- Power Dissipation: 180 mA MAX

A6	d	1	~	18		Vcc
A5	ㅁ	2		17		Α7
Α4	d	3		16	þ	8A
Аз	d	4		15	þ	A9
A ₀	d	5	μPD 2149	14	_	1/01
Α1	d	6		13	Þ	1/02
A2,		7		12	Þ	1/03
cs :		8		11		1/04
GND	q	9		10	þ	WE

PIN NAMES

<u> </u>	
A ₀ -A ₉	Address Inputs
WE	Write Enable
cs	Chip Select
1/01-1/04	Data Input/Output
Vcc	Power (+5V)
GND	Ground

TRUTH TABLE

cs	WE	MODE	1/0
н	X	Not Selected	High Z
L	L	Write	DIN
L	Н	Read	DOUT

CAPACITANCE T_a = 25°C; f = 1.0 MHz 1

		LIMITS		LIMITS			
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	TEST CONDITIONS	
Input Capacitance	CIN			5	рF	VIN = 0V	
Output Capacitance	COUT			7	pF	VOUT = 0V	

AC TEST CONDITIONS


Note: 1 This parameter is sampled and not 100% tested.

Input Pulse Levels		V0.6 ot b
Input Rise and Fall Times		5 ns
Input and Output Timing Reference Levels	;	1.5V
Output Load		Figure 1

AC CHARACTERISTICS READ CYCLE ①


 $T_a = 0^{\circ}C$ to +70°C; $V_{CC} = +5V \pm 10\%$, unless otherwise noted.

		214	19-2	21	49-1	21	49		TEST
PARAMETER	SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	UNIT	CONDITIONS
Read Cycle Time	TRC	35		45		55		ns	
Access Time	TA		35		45		55	ns	
Chip Selection to Output Valid	тсо		15		20		25	ns	
Chip Selection to Output Active	тсх	0		0		0		ns	
Output 3-State From Deselection	ТОТО		10		15		20	ns	2
Output Hold From Address Change	тон	0		0		0		ns	



Notes: (1) WE is high for read cycle.

(2) Transition is measured ±500 MV from steady state with load of Figure 2. This parameter is sampled and not 100% tested.



RATINGS*

Note: 1) with respect to ground

Output Short Circuit

Current

COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

 $*T_a = 25^{\circ}C$

 $T_a = 0^{\circ} C$ to $+70^{\circ} C$; $V_{CC} = +5 V \pm 10\%$, unless otherwise noted.

los

PARAMETER	STWIDGE	1011114	WAX	0	7201 001121110110
Input Leakage Current	ILI	-10	+10	μΑ	V _{IN} = GND to V _{CC}
Ouput Leakage Current	¹ LO	-50	+50	μΑ	CS = V _{IH} V _{OUT} = GND to 4.5V
Power Supply Current	Icc		180	MA	VIN = VCC, I/O = open
Input Low Voltage	VIL	-0.5	0.8	V	
Input High Voltage	ViH	2.0	Vcc	V	
Output Low Voltage	VOL		0.4	V	IOL = 8 MA
Output High Voltage	Voн	2.4		٧	I _{OH} = -4 MA

SYMBOL MIN MAX LINIT TEST CONDITIONS

Note: The operating temperature range is guaranteed with transverse air flow exceeding 400 feet per minute.

TBD

TBD

MA

VOUT = GND to VCC

DC CHARACTERISTICS

 $T_a = 0^{\circ}C$ to $+70^{\circ}C$; $V_{CC} = +5V \pm 10\%$, unless otherwise noted.

		214	19-2	214	9-1	21	149		TEST
PARAMETER	SYMBOL	MIN	мах	MIN	MAX	MIN	MAX	UNIT	CONDITIONS
Write Cycle Time	Twc	35		45		55		ns	
Write Time	TW		30		40		50	ns	1
Write Release Time	TWR	5		5		5		ns	
Data to Write	TDW	20		25		30		ns	
Output 3-State From Write	ToTW		10		15		20	ns	2
Data Hold From Write Time	Трн	5		5		5		ns	
Address to Write Setup Time	TAW	0		0		0		ns	

AC CHARACTERISTICS WRITE CYCLE





Figure 3


Notes: 1 Tw is measured from the latter of CS or WE going low to the earlier of CS or WE going high.


- Transition is measured +500 MV from steady state with load of Figure 3. This parameter is sampled and not 100% tested.
- ③ WE or CS must be high during all address transitions.

READ CYCLE ① ②

TIMING WAVEFORMS








Notes: 1 WE is high for read cycle.

32

2 WE or CS must be high during all address transitions.

PACKAGE OUTLINE µPD2149D



Ceramic

	Colatino								
	ITEM	MILLIMETERS	INCHES						
	Α	23.2 MAX.	0.91 MAX.						
	В	1.44	0.055						
	С	2.54	0.1						
	D	0.45	0.02						
	E	20.32	0.8						
	F	1.2	0.06						
_	G	2.5 MIN.	0.1 MIN.						
_	н	0.5 MIN.	0.02 MIN.						
Т	1	. 4.6 MAX.	0.18 MAX.						
_	j	5.1 MAX.	0.2 MAX.						
	Κ	7.62	0.3						
_	L	6.7	0.26						
_	M	0.25	0.01						

2149DS-12-80-CAT