











SN74LVC8T245

SCES584B - JUNE 2005 - REVISED NOVEMBER 2014

# SN74LVC8T245 8-Bit Dual-Supply Bus Transceiver With **Configurable Voltage Translation and 3-State Outputs**

#### **Features**

- Control Inputs V<sub>IH</sub>/V<sub>IL</sub> Levels Are Referenced to V<sub>CCA</sub> Voltage
- V<sub>CC</sub> Isolation Feature If Either V<sub>CC</sub> Input Is at GND, All Are in the High-Impedance State
- Fully Configurable Dual-Rail Design Allows Each Port to Operate Over the Full 1.65-V to 5.5-V Power-Supply Range
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
  - 4000-V Human-Body Model (A114-A)
  - 100-V Machine Model (A115-A)
  - 1000-V Charged-Device Model (C101)

### **Applications**

- Personal Electronic
- Industrial
- Enterprise
- Telecom

## 3 Description

This 8-bit noninverting bus transceiver uses two separate configurable power-supply rails. The SN74LVC8T245 is optimized to operate with V<sub>CCA</sub> and  $V_{CCB}$  set at 1.65 V to 5.5 V. The A port is designed to track  $V_{CCA}$ .  $V_{CCA}$  accepts any supply voltage from 1.65 V to 5.5 V. The B port is designed to track V<sub>CCB</sub>. V<sub>CCB</sub> accepts any supply voltage from 1.65 V to 5.5 V. This allows for universal low-voltage bidirectional translation between any of the 1.8-V, 2.5-V, 3.3-V, and 5.5-V voltage nodes.

The SN74LVC8T245 is designed for asynchronous communication between two data buses. The logic levels of the direction-control (DIR) input and the output-enable (OE) input activate either the B-port outputs or the A-port outputs or place both output ports into the high-impedance mode. The device transmits data from the A bus to the B bus when the B-port outputs are activated, and from the B bus to the A bus when the A-port outputs are activated. The input circuitry on both A and B ports is always active and must have a logic HIGH or LOW level applied to prevent excess I<sub>CC</sub> and I<sub>CCZ</sub>.


The SN74LVC8T245 is designed so that the control pins (DIR and  $\overline{OE}$ ) are supplied by  $V_{CCA}$ .

#### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)
	SSOP (24)	8.20 mm x 5.30 mm
	SSOP (24)	8.65 mm x 3.90 mm
SN74LVC8T245	TSSOP (24)	7.80 mm x 4.40 mm
	TVSOP (24)	5.00 mm x 4.40 mm
	VQFN (24)	5.50 mm x 3.50 mm

(1) For all available packages, see the orderable addendum at the end of the datasheet.

# 4 Logic Diagram (Positive Logic)





#### **Table of Contents**

1	Features 1		8.12 Typical Characteristics	11
2	Applications 1	9	Parameter Measurement Information	12
3	Description 1	10	Detailed Description	13
4	Logic Diagram (Positive Logic)1		10.1 Overview	13
5	Revision History2		10.2 Functional Block Diagram	13
6	Description (continued)		10.3 Feature Description	13
7	Pin Configuration and Functions 4		10.4 Device Functional Modes	13
, 8	Specifications	11	Application and Implementation	14
0	•		11.1 Application Information	14
	g		11.2 Typical Application	14
	3 3 3	12	Power Supply Recommendations	15
	8.3 Recommended Operating Conditions	13	Layout	
	8.5 Thermal Information PW and RHL		13.1 Layout Guidelines	
	8.6 Electrical Characteristics		13.2 Layout Example	
	8.7 Switching Characteristics, V <sub>CCA</sub> = 1.8 V ± 0.15 V 9	14	Device and Documentation Support	
	8.8 Switching Characteristics, V <sub>CCA</sub> = 1.8 V ± 0.13 V 9	• •	14.1 Trademarks	
	8.9 Switching Characteristics, V <sub>CCA</sub> = 2.3 V ± 0.2 V 9		14.2 Electrostatic Discharge Caution	
	8.10 Switching Characteristics, $V_{CCA} = 5.5 \text{ V} \pm 0.5 \text{ V} \dots 10$		14.3 Glossary	
		15	Mechanical, Packaging, and Orderable	
	8.11 Operating Characteristics 10	13	Information	17

#### 5 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

#### Changes from Revision A (June 2005) to Revision B

**Page** 

- Changes from Original (June 2005) to Revision A

Page

Submit Documentation Feedback



## 6 Description (continued)


This device is fully specified for partial-power-down applications using  $I_{\text{off}}$ . The  $I_{\text{off}}$  circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.


The V<sub>CC</sub> isolation feature ensures that if either V<sub>CC</sub> input is at GND, all outputs are in the high-impedance state.

To ensure the high-impedance state during power up or power down,  $\overline{\text{OE}}$  should be tied to  $V_{\text{CC}}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.



# 7 Pin Configuration and Functions





#### **Pin Functions**

	PIN	1/0	DESCRIPTION
NAME	NO.	1/0	DESCRIPTION
A1	3	I/O	Input/output A1. Referenced to V <sub>CCA</sub> .
A2	4	I/O	Input/output A2. Referenced to V <sub>CCA</sub> .
A3	5	I/O	Input/output A3. Referenced to V <sub>CCA</sub> .
A4	6	I/O	Input/output A4. Referenced to V <sub>CCA</sub> .
A5	7	I/O	Input/output A5. Referenced to V <sub>CCA</sub> .
A6	8	I/O	Input/output A6. Referenced to V <sub>CCA</sub> .
A7	9	I/O	Input/output A7. Referenced to V <sub>CCA</sub> .
A8	10	I/O	Input/output A8. Referenced to V <sub>CCA</sub> .
B1	21	I/O	Input/output B1. Referenced to V <sub>CCB</sub> .
B2	20	I/O	Input/output B2. Referenced to V <sub>CCB</sub> .
B3	19	I/O	Input/output B3. Referenced to V <sub>CCB</sub> .
B4	18	I/O	Input/output B4. Referenced to V <sub>CCB</sub> .
B5	17	I/O	Input/output B5. Referenced to V <sub>CCB</sub> .
B6	16	I/O	Input/output B6. Referenced to V <sub>CCB</sub> .
B7	15	I/O	Input/output B7. Referenced to V <sub>CCB</sub> .
B8	14	I/O	Input/output B8. Referenced to V <sub>CCB</sub> .
DIR	2	I	Direction-control signal.
GND	11, 12, 13	G	Ground
ŌĒ	22	I	3-state output-mode enables. Pull $\overline{\text{OE}}$ high to place all outputs in 3-state mode. Referenced to $V_{\text{CCA}}$ .
$V_{CCA}$	1	Р	A-port supply voltage. 1.65 V ≤ V <sub>CCA</sub> ≤ 5.5 V
$V_{CCB}$	23, 24	Р	B-port supply voltage. 1.65 V ≤ V <sub>CCA</sub> ≤ 5.5 V

Product Folder Links: SN74LVC8T245

Submit Documentation Feedback



## 8 Specifications

# 8.1 Absolute Maximum Ratings<sup>(1)</sup>

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
	Supply voltage range, V <sub>CCA</sub> , V <sub>CCB</sub>		-0.5	6.5	V
		I/O ports (A port)	-0.5	6.5	
$V_{I}$	Input voltage range (2)	I/O ports (B port)	-0.5	6.5	V
		Control inputs	-0.5	6.5	
V	Voltage range applied to any output	A port	-0.5	6.5	V
Vo	in the high-impedance or power-off state (2)	B port	-0.5	6.5	V
V	Valtage range applied to any output in the high or law state (2) (3)	A port	-0.5	$V_{CCA} + 0.5$	V
Vo	Voltage range applied to any output in the high or low state (2) (3)	B port	-0.5	$V_{CCB} + 0.5$	V
I <sub>IK</sub>	Input clamp current	V <sub>I</sub> < 0		-50	mA
I <sub>OK</sub>	Output clamp current	V <sub>O</sub> < 0		<b>–</b> 50	mA
Io	Continuous output current			±50	mA
	Continuous current through each $V_{\text{CCA}}$ , $V_{\text{CCB}}$ , and GND	_		±100	mA

<sup>(1)</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### 8.2 Handling Ratings

			MIN	MAX	UNIT
T <sub>stg</sub>	Storage temperature rang	-65	150	°C	
V <sub>(ESD)</sub>	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins <sup>(1)</sup>	-4000	4000	V
		Charged device model (CDM), per JEDEC specification JESD22-C101, all pins (2)	-1000	1000	V

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

<sup>(2)</sup> The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.

<sup>(3)</sup> The output positive-voltage rating may be exceeded up to 6.5 V maximum if the output current rating is observed.

<sup>(2)</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

# RUMENTS

# 8.3 Recommended Operating Conditions<sup>(1)</sup> (2) (3) (4)

			V <sub>CCI</sub>	V <sub>cco</sub>	MIN	MAX	UNIT
V <sub>CCA</sub>	Commissional				1.65	5.5	V
V <sub>CCB</sub>	Supply voltage				1.65	5.5	V
			1.65 V to 1.95 V		V <sub>CCI</sub> × 0.65		
.,	High-level	5 (5)	2.3 V to 2.7 V		1.7		.,
$V_{IH}$	input voltage	Data inputs <sup>(5)</sup>	3 V to 3.6 V		2		V
			4.5 V to 5.5 V		$V_{CCI} \times 0.7$		
			1.65 V to 1.95 V			V <sub>CCI</sub> × 0.35	
	Low-level	Data inputa (5)	2.3 V to 2.7 V			0.7	١.,
$V_{IL}$	input voltage	Data inputs <sup>(5)</sup>	3 V to 3.6 V			0.8	V
			4.5 V to 5.5 V			V <sub>CCI</sub> × 0.3	
			1.65 V to 1.95 V		V <sub>CCA</sub> × 0.65		
	High-level	Control inputs	2.3 V to 2.7 V		1.7		l
$V_{\text{IH}}$	input voltage		3 V to 3.6 V		2		V
			4.5 V to 5.5 V		$V_{CCA} \times 0.7$		
			1.65 V to 1.95 V			V <sub>CCA</sub> × 0.35	
	Low-level	Control inputs	2.3 V to 2.7 V			0.7	١.,
$V_{IL}$	input voltage	(referenced to V <sub>CCA</sub> ) <sup>(6)</sup>	3 V to 3.6 V			0.8	V
			4.5 V to 5.5 V			$V_{CCA} \times 0.3$	
VI	Input voltage	Control inputs			0	5.5	V
.,	Input/output	Active state			0	V <sub>CCO</sub>	V
$V_{I/O}$	voltage	3-State			0	5.5	V
				1.65 V to 1.95 V		-4	
	LP ale la call accions			2.3 V to 2.7 V		-8	4
I <sub>OH</sub>	High-level output	current		3 V to 3.6 V		-24	mA
				4.5 V to 5.5 V		-32	
				1.65 V to 1.95 V		4	
				2.3 V to 2.7 V		8	
I <sub>OL</sub>	Low-level output of	current		3 V to 3.6 V		24	mA
				4.5 V to 5.5 V		32	
			1.65 V to 1.95 V			20	
A 1 / A -	Input transition	Data innuts	2.3 V to 2.7 V			20	
Δt/Δv	rise or fall rate	Data inputs	3 V to 3.6 V			10	ns/V
			4.5 V to 5.5 V			5	
T <sub>A</sub>	Operating free-air	temperature			-40	85	°C

 $V_{\text{CCI}}$  is the  $V_{\text{CC}}$  associated with the data input port.

<sup>(2)</sup> 

 $V_{CCO}$  is the  $V_{CC}$  associated with the output port. All unused or driven (floating) data inputs (I/Os) of the device must be held at logic HIGH or LOW (preferably  $V_{CCI}$  or GND) to ensure proper device operation and minimize power. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

 <sup>(4)</sup> All unused control inputs must be held at V<sub>CCA</sub> or GND to ensure proper device operation and minimize power comsumption.
 (5) For V<sub>CCI</sub> values not specified in the data sheet, V<sub>IH</sub> min = V<sub>CCI</sub> × 0.7 V, V<sub>IL</sub> max = V<sub>CCI</sub> × 0.3 V.
 (6) For V<sub>CCA</sub> values not specified in the data sheet, V<sub>IH</sub> min = V<sub>CCA</sub> × 0.7 V, V<sub>IL</sub> max = V<sub>CCA</sub> × 0.3 V.



## 8.4 Thermal Information DB, DBQ and DGV

	THERMAL METRIC <sup>(1)</sup>	DB	DBQ	DGV	LINUT
	THERMAL METRICY	24 PINS	24 PINS	24 PINS	UNIT
$R_{\theta JA}$	Junction-to-ambient thermal resistance	88.5	81.2	91.1	
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	48.7	44.8	23.7	
$R_{\theta JB}$	Junction-to-board thermal resistance	44.1	34.5	44.5	°C/W
$\Psi_{JT}$	Junction-to-top characterization parameter	12.8	9.5	0.6	*C/VV
$\Psi_{JB}$	Junction-to-board characterization parameter	43.6	37.2	44.1	
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	N/A	N/A	N/A	

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

### 8.5 Thermal Information PW and RHL

	THERMAL METRIC <sup>(1)</sup>	PW	RHL	LINUT
	THERMAL METRIC**	24 PINS	24 PINS	UNIT
$R_{\theta JA}$	Junction-to-ambient thermal resistance	90.6	37.4	
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	27.6	38.1	
$R_{\theta JB}$	Junction-to-board thermal resistance	45.3	15.2	20.44
Ψлт	Junction-to-top characterization parameter	1.3	0.7	°C/W
ΨЈВ	Junction-to-board characterization parameter	44.8	15.2	
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	N/A	4.3	

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.



# Electrical Characteristics (1) (2)

over recommended operating free-air temperature range (unless otherwise noted)

PAR	AMETER	TEST CONDI	TIONS	V <sub>CCA</sub>	V <sub>CCB</sub>	MIN T	YP MAX	MIN	MAX	UNIT	
		$I_{OH} = -100 \mu A,$	$V_I = V_{IH}$	1.65 V to 4.5 V	1.65 V to 4.5 V			V <sub>CCO</sub> - 0.1			
		$I_{OH} = -4 \text{ mA},$	$V_I = V_{IH}$	1.65 V	1.65 V			1.2			
$V_{OH}$		$I_{OH} = -8 \text{ mA},$	$V_I = V_{IH}$	2.3 V	2.3 V			1.9		V	
		$I_{OH} = -24 \text{ mA},$	$V_I = V_{IH}$	3 V	3 V			2.4			
		$I_{OH} = -32 \text{ mA},$	$V_I = V_{IH}$	4.5 V	4.5 V			3.8			
		$I_{OL} = 100 \mu A$ ,	$V_I = V_{IL}$	1.65 V to 4.5 V	1.65 V to 4.5 V				0.1		
		$I_{OL} = 4 \text{ mA},$	$V_I = V_{IL}$	1.65 V	1.65 V				0.45		
$V_{OL}$		I <sub>OL</sub> = 8 mA,	$V_I = V_{IL}$	2.3 V	2.3 V				0.3	V	
		I <sub>OL</sub> = 24 mA,	$V_I = V_{IL}$	3 V	3 V				0.55		
		$I_{OL} = 32 \text{ mA},$	$V_I = V_{IL}$	4.5 V	4.5 V				0.55		
l <sub>l</sub>	DIR	V <sub>I</sub> = V <sub>CCA</sub> or GND		1.65 V to 5.5 V	1.65 V to 5.5 V		±1		±2	μA	
	A or B		0 V	0 to 5.5 V		±1		±2			
l <sub>off</sub>	port	$V_1$ or $V_0 = 0$ to 5.5 V		0 to 5.5 V	0 V		±1		±2	μA	
l <sub>oz</sub>	A or B port	$\frac{V_O}{OE} = V_{CCO}$ or GND, $\frac{V_O}{OE} = V_{IH}$		1.65 V to 5.5 V	1.65 V to 5.5 V		±1		±2	μA	
				1.65 V to 5.5 V	1.65 V to 5.5 V				15		
I <sub>CCA</sub>		$V_I = V_{CCI}$ or GND,	I <sub>O</sub> = 0	5 V	0 V				15	+ '	
				0 V	5 V				-2		
				1.65 V to 5.5 V	1.65 V to 5.5 V				15		
I <sub>CCB</sub>		$V_I = V_{CCI}$ or GND,	$I_0 = 0$	5 V	0 V				-2	μΑ	
				0 V	5 V				15		
I <sub>CCA</sub> + I	ССВ	$V_I = V_{CCI}$ or GND,	I <sub>O</sub> = 0	1.65 V to 5.5 V	1.65 V to 5.5 V				25	μA	
	A port	One A port at V <sub>CCA</sub> - DIR at V <sub>CCA</sub> , B port =	· 0.6 V, open						50		
ΔI <sub>CCA</sub>	DIR	DIR at $V_{CCA} - 0.6 \text{ V}$ , B port = open, A port at $V_{CCA}$ or GNI		3 V to 5.5 V	3 V to 5.5 V				50	μА	
ΔI <sub>CCB</sub>	B port	One B port at V <sub>CCB</sub> - 0.6 V, DIR at GND, A port = open		3 V to 5.5 V	3 V to 5.5 V				50	μΑ	
C <sub>i</sub>	Control inputs	V <sub>I</sub> = V <sub>CCA</sub> or GND		3.3 V	3.3 V		4		5	pF	
C <sub>io</sub>	A or B port	V <sub>O</sub> = V <sub>CCA/B</sub> or GND		3.3 V	3.3 V	3	3.5		10	pF	

 $<sup>\</sup>begin{array}{ll} \hbox{(1)} & V_{CCO} \text{ is the } V_{CC} \text{ associated with the output port.} \\ \hbox{(2)} & V_{CCI} \text{ is the } V_{CC} \text{ associated with the input port.} \end{array}$ 

Submit Documentation Feedback

Copyright © 2005–2014, Texas Instruments Incorporated



# 8.7 Switching Characteristics, $V_{CCA} = 1.8 \text{ V} \pm 0.15 \text{ V}$

over recommended operating free-air temperature range,  $V_{CCA} = 1.8 \text{ V} \pm 0.15 \text{ V}$  (unless otherwise noted) (see Figure 3)

PARAMETER	FROM TO	TO (OUTPUT)	V <sub>CCB</sub> = 1.8 V ± 0.15 V		V <sub>CCB</sub> = 2.5 V ± 0.2 V		V <sub>CCB</sub> = 3.3 V ± 0.3 V		V <sub>CCB</sub> = 5 V ± 0.5 V		UNIT
	(INPUT)	(001701)	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t <sub>PLH</sub>	А	В	1.7	21.9	1.3	9.2	1	7.4	0.8	7.1	ns
t <sub>PHL</sub>	A	В	1.7	21.9	1.5	9.2		7.4	0.6	7.1	115
t <sub>PLH</sub>	В	А	0.9	23.8	0.8	23.6	0.7	23.4	0.7	23.4	ns
t <sub>PHL</sub>	Б	^	0.9	23.0	0.0	23.0	0.7	23.4	0.7	23.4	115
$t_{PHZ}$	ŌĒ	А	1.5	29.6	1.5	29.4	1.5	29.3	1 /	29.2	ns
$t_{PLZ}$	OL	^	1.5	29.0	1.5	29.4	1.5	29.3	1.4	29.2	115
$t_{PHZ}$	ŌĒ	В	2.4	32.2	1.9	13.1	1.7	12	12	10.3	ns
$t_{PLZ}$	OL	В	2.4	32.2	1.9	13.1	1.7	12	1.3	10.3	115
t <sub>PZH</sub>	ŌĒ	^	0.4	24	0.4	23.8	0.4	23.7	0.4	23.7	ns
$t_{PZL}$	OE	А	0.4	24	0.4	23.0	0.4	23.1	0.4	23.1	115
t <sub>PZH</sub>	ŌĒ	В	1.8	32	1.5	16	1.2	12.6	0.9	10.8	ns
$t_{PZL}$	J JL	В	1.0	32	1.5	10	1.2	12.0	0.9	10.0	115

# 8.8 Switching Characteristics, $V_{CCA} = 2.5 \text{ V} \pm 0.2 \text{ V}$

over recommended operating free-air temperature range,  $V_{CCA}$  = 2.5 V  $\pm$  0.2 V (unless otherwise noted) (see Figure 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CCB</sub> = 1.8 V ± 0.15 V		V <sub>CCB</sub> = 2.5 V ± 0.2 V		V <sub>CCB</sub> = 3.3 V ± 0.3 V		V <sub>CCB</sub> = 5 V ± 0.5 V		UNIT
	(INPUT)		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t <sub>PLH</sub>	А	В	1.5	21.4	1.2	9	0.8	6.2	0.6	4.8	ns
t <sub>PHL</sub>	A	Ь	1.5	21.4	1.2	9	0.6	0.2	0.6	4.0	115
t <sub>PLH</sub>	В	А	1.2	9.3	1	9.1	1	8.9	0.9	8.8	ns
t <sub>PHL</sub>	В	Α	1.2	9.3	Į.	9.1	•	0.9	0.9	0.0	115
t <sub>PHZ</sub>	ŌĒ	Α	1.4	9	1.4	9	1.4	9	1.4	9	ns
t <sub>PLZ</sub>	OL	χ.	1.4	Э	1.4	9	1.4	9	1.4	9	115
t <sub>PHZ</sub>	ŌĒ	В	2.3	29.6	1.8	11	1.7	9.3	0.9	6.9	ns
t <sub>PLZ</sub>	OE	Ь	2.3	29.0	1.0	11	1.7	9.3	0.9	0.9	115
t <sub>PZH</sub>	ŌĒ	Α	1	10.9	1	10.9	1	10.9	1	10.9	ns
t <sub>PZL</sub>	OE .	Α	ı	10.9	Į.	10.9	•	10.9		10.9	115
t <sub>PZH</sub>	ŌĒ	В	1.7	28.2	1.5	12.9	1.2	9.4	1	6.9	ns
t <sub>PZL</sub>	OE .	ט	1.7	20.2	1.5	12.9	1.2	9.4	'	0.9	115



# 8.9 Switching Characteristics, $V_{CCA} = 3.3 \text{ V} \pm 0.3 \text{ V}$

over recommended operating free-air temperature range,  $V_{CCA} = 3.3 \text{ V} \pm 0.3 \text{ V}$  (unless otherwise noted) (see Figure 3)

PARAMETER	FROM	TO (OUTPUT)	V <sub>CCB</sub> = 1.8 V ± 0.15 V		V <sub>CCB</sub> = 2.5 V ± 0.2 V		V <sub>CCB</sub> = 3.3 V ± 0.3 V		V <sub>CCB</sub> = 5 V ± 0.5 V		UNIT
	(INPUT)	(OUTPUT)	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t <sub>PLH</sub>	А	В	1.5	21.2	1.1	8.8	0.8	6.3	0.5	4.4	ns
t <sub>PHL</sub>	^	В	1.5	21.2	1.1	0.0	0.0	0.3	0.5	4.4	115
t <sub>PLH</sub>	В	A	0.8	7.2	0.8	6.2	0.7	6.1	0.6	6	ns
t <sub>PHL</sub>	Б	Α	0.6	1.2	0.6	0.2	0.7	0.1	0.0		115
t <sub>PHZ</sub>	ŌĒ	А	1.6	8.2	1.6	8.2	1.6	8.2	1.6	8.2	ns
t <sub>PLZ</sub>	OL	Α	1.0	0.2	1.0	0.2	1.0	0.2	1.0	0.2	115
t <sub>PHZ</sub>	ŌĒ	В	2.1	29	1.7	10.3	1.5	8.6	0.8	6.3	ns
t <sub>PLZ</sub>	OL	В	2.1	29	1.7	10.3	1.5	0.0	0.0	0.5	115
t <sub>PZH</sub>	ŌĒ	А	0.8	8.1	0.8	8.1	0.8	8.1	0.8	8.1	ns
t <sub>PZL</sub>	OE	Α	0.6	0.1	0.6	0.1	0.0	0.1	0.0	0.1	115
t <sub>PZH</sub>	ŌĒ	В	1.8	27.7	1.4	12.4	1.1	8.5	0.9	6.4	ns
t <sub>PZL</sub>	OL .		1.0	21.1	1.4	12.4	1.1	0.5	0.9	0.4	115

# 8.10 Switching Characteristics, $V_{CCA} = 5 V \pm 0.5 V$

over recommended operating free-air temperature range, V<sub>CCA</sub> = 5 V ± 0.5 V (unless otherwise noted) (see Figure 3)

PARAMETER	FROM	TO (OUTPUT)	V <sub>CC</sub> = 1.8 V ± 0.15 V		V <sub>CC</sub> = 2.5 V ± 0.2 V		V <sub>CC</sub> = 3.3 V ± 0.3 V		V <sub>CC</sub> = 5 V ± 0.5 V		UNIT
	(INPUT)	(OUTPUT)	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t <sub>PLH</sub>	Α	В	1 5	21.4	1	8.8	0.7	6	0.4	4.2	ns
t <sub>PHL</sub>	A	Б	1.5	21.4	ı	0.0	0.7	O	0.4	4.2	115
t <sub>PLH</sub>	В	Α	0.7	7	0.4	4.8	0.3	4.5	0.3	4.3	ns
t <sub>PHL</sub>	В	Α	0.7		0.4	4.0	0.5	4.5	0.5	4.3	115
t <sub>PHZ</sub>	<del>OE</del>	Α	0.3	5.4	0.3	5.4	0.3	5.4	0.3	5.4	ns
$t_{PLZ}$	OL	A	0.3	5.4	0.3	5.4	0.5	5.4	0.5	5.4	115
t <sub>PHZ</sub>	<del>OE</del>	В	2	28.7	1.6	9.7	1.4	8	0.7	5.7	ns
$t_{PLZ}$	OL	В	2	20.7	1.0	9.1	1.4	0	0.7	5.7	115
t <sub>PZH</sub>	ŌĒ	Α	0.7	6.4	0.7	6.4	0.7	6.4	0.7	6.4	ns
$t_{PZL}$	OL .	^	0.7	0.4	0.7	0.4	0.7	0.4	0.7	0.4	115
t <sub>PZH</sub>	ŌĒ	В	1.5	27.6	1.3	11.4	1	8.1	0.9	6	ne
$t_{PZL}$	OE .	Ď	1.5	27.0	1.3	11.4	'	0.1	0.9	0	ns

## 8.11 Operating Characteristics


 $T_{\Delta} = 25^{\circ}C$ 

PARAMETER		TEST CONDITIONS	CONDITIONS VCCB = 1.6 V		V <sub>CCA</sub> = V <sub>CCB</sub> = 3.3 V	V <sub>CCA</sub> = V <sub>CCB</sub> = 5 V	UNIT
			TYP	TYP	TYP	TYP	
C <sub>pdA</sub> (1)	A-port input, B-port output		2	2	2	3	
C <sub>pdA</sub> \ /	B-port input, A-port output	$C_L = 0,$	12	13	13	16	pF
<b>C</b> (1)	A-port input, B-port output	f = 10  MHz, $t_r = t_f = 1 \text{ ns}$	13	13	14	16	pΕ
C <sub>pdB</sub> (1)	B-port input, A-port output		2	2	2	3	

(1) Power dissipation capacitance per transceiver



# 8.12 Typical Characteristics




Submit Documentation Feedback

 $V_{\text{CCA}}$ 




#### 9 Parameter Measurement Information



TEST	<b>S</b> 1
t <sub>pd</sub> t <sub>PLZ</sub> /t <sub>PZL</sub>	Open 2 × V <sub>CCO</sub>
t <sub>PHZ</sub> /t <sub>PZH</sub>	GND


LOAD	CIRCUIT
------	---------

V <sub>cco</sub>	CL	R <sub>L</sub>	V <sub>TP</sub>
1.8 V $\pm$ 0.15 V	15 pF	<b>2 k</b> Ω	0.15 V
2.5 V $\pm$ 0.2 V	15 pF	<b>2 k</b> Ω	0.15 V
3.3 V $\pm$ 0.3 V	15 pF	<b>2 k</b> Ω	0.3 V
5 V $\pm$ 0.5 V	15 pF	<b>2 k</b> Ω	0.3 V



V<sub>CCA</sub>/2

V<sub>CCA</sub>/2



Output Control

- NOTES: A. C<sub>L</sub> includes probe and jig capacitance.
  - B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
  - C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O$  = 50  $\Omega$ ,  $dv/dt \geq$  1 V/ns.
  - D. The outputs are measured one at a time, with one transition per measurement.
  - E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
  - F. t<sub>PZL</sub> and t<sub>PZH</sub> are the same as t<sub>en</sub>.
  - G.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .
  - H. V<sub>CCI</sub> is the V<sub>CC</sub> associated with the input port.
  - I.  $V_{CCO}$  is the  $V_{CC}$  associated with the output port.
  - J. All parameters and waveforms are not applicable to all devices.

Figure 3. Load Circuit and Voltage Waveforms

Submit Documentation Feedback



#### 10 Detailed Description

#### 10.1 Overview

The SN74LVC8T245 is an 8-bit, dual supply non-inverting voltage level translation. Pin Ax and direction control pin are support by  $V_{CCA}$  and pin Bx is support by  $V_{CCB}$ . The A port is able to accept I/O voltages ranging from 1.65 V to 5.5 V, while the B port can accept I/O voltages from 1.65 V to 5.5 V. The high on DIR allows data transmission from A to B and a low on DIR allows data transmission from B to A.

#### 10.2 Functional Block Diagram




Figure 4. Logic Diagram (Positive Logic)

#### 10.3 Feature Description

# 10.3.1 Fully Configurable Dual-Rail Design Allows Each Port to Operate Over the Full 1.65-V to 5.5-V Power-Supply Range

Both  $V_{CCA}$  and  $V_{CCB}$  can be supplied at any voltage between 1.65 V and 5.5 V making the device suitable for translating between any of the voltage nodes (1.8 V, 2.5 V, 3.3 V and 5 V).

#### 10.3.2 I<sub>off</sub> Supports Partial-Power-Down Mode Operation

loff prevents backflow current by disabling I/O output circuits when device is in partial-power-down mode.

#### 10.4 Device Functional Modes

The SN74LVC8T245 is voltage level translator that can operate from 1.65 V to 5.5 V ( $V_{CCA}$ ) and 1.65 V to 5.5 V ( $V_{CCB}$ ). The signal translation between 1.65 V and 5.5 V requires direction control and output enable control. When  $\overline{OE}$  is low and  $\overline{OE}$  is high, data transmission is from A to B. When  $\overline{OE}$  is low and  $\overline{OE}$  is low, data transmission is from B to A. When  $\overline{OE}$  is high, both output ports will be high-impedance.

Table 1. Function Table<sup>(1)</sup> (Each 8-Bit Section)

CONTRO	L INPUTS	OUTPUT C	CIRCUITS	OPERATION
ŌĒ	DIR	A PORT	B PORT	OPERATION
L	L	Enabled	Hi-Z	B data to A bus
L	Н	Hi-Z	Enabled	A data to B bus
Н	X	Hi-Z	Hi-Z	Isolation

(1) Input circuits of the data I/Os are always active.

Copyright © 2005–2014, Texas Instruments Incorporated

Product Folder Links: SN74LVC8T245



## 11 Application and Implementation

#### **NOTE**

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 11.1 Application Information

The SN74LVC8T245 device can be used in level-translation applications for interfacing devices or systems operating at different interface voltages with one another. The maximum output current can be up to 32 mA when device is powered by 5 V.

## 11.2 Typical Application




Figure 5. Typical Application Circuit

Submit Documentation Feedback

Copyright © 2005–2014, Texas Instruments Incorporated



## **Typical Application (continued)**

#### 11.2.1 Design Requirements

For this design example, use the parameters listed in Table 2.

**Table 2. Design Parameters** 

PARAMETERS	VALUES				
Input voltage range	1.65 V to 5.5 V				
Output voltage	1.65 V to 5.5 V				

#### 11.2.2 Detailed Design Procedure

To begin the design process, determine the following:

- Input voltage range
  - Use the supply voltage of the device that is driving the SN74LVC8T245 device to determine the input voltage range. For a valid logic high, the value must exceed the  $V_{IH}$  of the input port. For a valid logic low, the value must be less than the  $V_{IL}$  of the input port.
- Output voltage range
  - Use the supply voltage of the device that the SN74LVC8T245 device is driving to determine the output voltage range.

#### 11.2.3 Application Curve




Figure 6. Translation Up (1.8 V to 5 V) at 2.5 MHz

## 12 Power Supply Recommendations

The SN74LVC8T245 device uses two separate configurable power-supply rails,  $V_{CCA}$  and  $V_{CCB}$ .  $V_{CCA}$  accepts any supply voltage from 1.65 V to 5.5 V and  $V_{CCB}$  accepts any supply voltage from 1.65 V to 5.5 V. The A port and B port are designed to track  $V_{CCA}$  and  $V_{CCB}$  respectively allowing for low-voltage bidirectional translation between any of the 1.8-V, 2.5 -V, 3.3-V and 5-V voltage nodes.



## 13 Layout

### 13.1 Layout Guidelines

To ensure reliability of the device, following common printed-circuit board layout guidelines is recommended.

- Bypass capacitors should be used on power supplies.
- Short trace lengths should be used to avoid excessive loading.
- Placing pads on the signal paths for loading capacitors or pullup resistors helps adjust rise and fall times of signals depending on the system requirements.

### 13.2 Layout Example






Figure 7. SN74LVC8T245 Layout



## 14 Device and Documentation Support

#### 14.1 Trademarks

All trademarks are the property of their respective owners.

#### 14.2 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

## 14.3 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

## 15 Mechanical, Packaging, and Orderable Information

The following pages include mechanical packaging and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.





24-Aug-2018

### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
74LVC8T245DBQRG4	ACTIVE	SSOP	DBQ	24	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	LVC8T245	Samples
74LVC8T245RHLRG4	ACTIVE	VQFN	RHL	24	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	NH245	Samples
SN74LVC8T245DBQR	ACTIVE	SSOP	DBQ	24	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	LVC8T245	Samples
SN74LVC8T245DBR	ACTIVE	SSOP	DB	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	NH245	Samples
SN74LVC8T245DBRG4	ACTIVE	SSOP	DB	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	NH245	Samples
SN74LVC8T245DGVR	ACTIVE	TVSOP	DGV	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	NH245	Samples
SN74LVC8T245DGVRG4	ACTIVE	TVSOP	DGV	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	NH245	Samples
SN74LVC8T245DWR	ACTIVE	SOIC	DW	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVC8T245	Samples
SN74LVC8T245DWRG4	ACTIVE	SOIC	DW	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVC8T245	Sample
SN74LVC8T245NSR	ACTIVE	so	NS	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVC8T245	Sample
SN74LVC8T245PW	ACTIVE	TSSOP	PW	24	60	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	NH245	Sample
SN74LVC8T245PWG4	ACTIVE	TSSOP	PW	24	60	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	NH245	Sample
SN74LVC8T245PWR	ACTIVE	TSSOP	PW	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	NH245	Sample
SN74LVC8T245PWRE4	ACTIVE	TSSOP	PW	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	NH245	Sample
SN74LVC8T245PWRG4	ACTIVE	TSSOP	PW	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	NH245	Sample
SN74LVC8T245RHLR	ACTIVE	VQFN	RHL	24	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	NH245	Sample

<sup>(1)</sup> The marketing status values are defined as follows: **ACTIVE:** Product device recommended for new designs.





24-Aug-2018

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF SN74LVC8T245:

Automotive: SN74LVC8T245-Q1

Enhanced Product: SN74LVC8T245-EP

NOTE: Qualified Version Definitions:

Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects





24-Aug-2018

• Enhanced Product - Supports Defense, Aerospace and Medical Applications

# PACKAGE MATERIALS INFORMATION

www.ti.com 7-Mar-2016

## TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LVC8T245DBQR	SSOP	DBQ	24	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
SN74LVC8T245DBR	SSOP	DB	24	2000	330.0	16.4	8.2	8.8	2.5	12.0	16.0	Q1
SN74LVC8T245DGVR	TVSOP	DGV	24	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74LVC8T245DWR	SOIC	DW	24	2000	330.0	24.4	10.75	15.7	2.7	12.0	24.0	Q1
SN74LVC8T245NSR	SO	NS	24	2000	330.0	24.4	8.3	15.4	2.6	12.0	24.0	Q1
SN74LVC8T245RHLR	VQFN	RHL	24	1000	180.0	12.4	3.8	5.8	1.2	8.0	12.0	Q1

www.ti.com 7-Mar-2016



\*All dimensions are nomina

All ullilerisions are nominal							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LVC8T245DBQR	SSOP	DBQ	24	2500	367.0	367.0	38.0
SN74LVC8T245DBR	SSOP	DB	24	2000	367.0	367.0	38.0
SN74LVC8T245DGVR	TVSOP	DGV	24	2000	367.0	367.0	35.0
SN74LVC8T245DWR	SOIC	DW	24	2000	367.0	367.0	45.0
SN74LVC8T245NSR	SO	NS	24	2000	367.0	367.0	45.0
SN74LVC8T245RHLR	VQFN	RHL	24	1000	210.0	185.0	35.0

## DGV (R-PDSO-G\*\*)

#### **24 PINS SHOWN**

#### **PLASTIC SMALL-OUTLINE**



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.

D. Falls within JEDEC: 24/48 Pins – MO-153 14/16/20/56 Pins – MO-194 DW (R-PDSO-G24)

# PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters). Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-013 variation AD.



PW (R-PDSO-G24)

## PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
- E. Falls within JEDEC MO-153



# PW (R-PDSO-G24)

# PLASTIC SMALL OUTLINE



- All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.C. Publication IPC-7351 is recommended for alternate design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



## DB (R-PDSO-G\*\*)

## PLASTIC SMALL-OUTLINE

#### **28 PINS SHOWN**



NOTES: A. All linear dimensions are in millimeters.


B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-150

# RHL (R-PVQFN-N24)

# PLASTIC QUAD FLATPACK NO-LEAD



- NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
  - B. This drawing is subject to change without notice.
  - C. QFN (Quad Flatpack No-Lead) package configuration.
  - D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
  - E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
  - F. JEDEC MO-241 package registration pending.



# RHL (S-PVQFN-N24)


## PLASTIC QUAD FLATPACK NO-LEAD

#### THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No—Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.




Bottom View

Exposed Thermal Pad Dimensions

4206363-4/N 07/14

NOTE: All linear dimensions are in millimeters





- NOTES:
- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat—Pack Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <a href="https://www.ti.com">http://www.ti.com</a>.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.



DBQ (R-PDSO-G24)

## PLASTIC SMALL-OUTLINE PACKAGE




- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15) per side.
- D. Falls within JEDEC MO-137 variation AE.



DBQ (R-PDSO-G24)

# PLASTIC SMALL OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.



## **MECHANICAL DATA**

# NS (R-PDSO-G\*\*)

# 14-PINS SHOWN

### PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.