# R96DFXL and R96DFXL-CID 9600 bps MONOFAX® Modems with Error Detection and DTMF Reception

#### Introduction

The Rockwell R96DFXL MONOFAX<sup>®</sup> modem is a synchronous 9600 bits per second (bps) half-duplex modem with error detection and DTMF reception. It has low power consumption and requires only a single +5VDC power supply. The modem is packaged in a 100-pin plastic quad flat pack (PQFP). The R96DFXL-CID is identical to the R96DFXL with the addition of Caller ID reception. Unless otherwise noted, all references to R96DFXL also include the R96DFXL-CID.

The modern can operate over the public switched telephone network (PSTN) through line terminations provided by a data access arrangement (DAA).

The R96DFXL is designed for use in Group 3 facsimile machines. The modem satisfies the requirements specified in CCITT recommendations V.29, V.27 ter, V.21 Channel 2 (FSK), and T.4, and meets the binary signaling requirements of T.30.

The modem can operate at 9600, 7200, 4800, 2400, or 300 bps and also includes the V.27 ter short training sequence option.

The modem can also perform HDLC framing according to T.30 at 9600, 7200, 4800, 2400, or 300 bps.

An FSK flag pattern (7E) detector facilitates FSK detection in the high speed receiver.

The modem includes a programmable DTMF receiver and three programmable tone detectors which operate concurrently with the V.21 channel 2 (FSK) receiver. The three programmable tone detectors also operate concurrently with the voice mode receiver.

The voice mode allows the host computer (DTE) to efficiently transmit and receive audio signals and messages.

General purpose input/output (GPIO) and general purpose input (GPI) pins are available for host assignment.

The modem's small size, single voltage supply, and low power consumption allow the design of compact system enclosures for use in both office and home environments.

Additional modem information is described in the 9600 bps MONOFAX Modem Designer's Guide and 9600 bps Modem Designer's Guide Addendum (Order No. 820 and 820A).

#### **Features**

Group 3 facsimile transmission/reception

- CCITT V.29, V.27 ter,V.21 Channel 2 (FSK), T.4, and T.30
- HDLC framing at all speeds
- V.27 ter short train
- Concurrent DTMF reception, FSK flag pattern (7E) detection, and tone detection
- Caller ID reception (R96DFXL-CID only)
- FSK flag pattern detect during high speed reception
- Voice mode transmission/reception
- 2-wire half-duplex
- Programmable transmit level: 0 to -15 dBm
- Programmable transmit analog attenuation:
   0 dB to 14 dB in 2 dB steps
- Receive dynamic range: 0 to -43 dBm
- Programmable dual tone generation
- Programmable tone detection
- Programmable turn-on and turn-off thresholds
- Programmable interface memory interrupt
- Diagnostic capability
  - Allows telephone line quality monitoring
- Equalization
  - Automatic adaptive equalizer
  - Fixed digital compromise equalizer
- DTE interface: two alternate ports
  - Selectable microprocessor bus (6500 or 8085)
  - CCITT V.24 (EIA-232-D compatible) interface
- TTL and CMOS compatible
- Low power consumption:
  - Operating mode: 250 mW (typical)
- Single +5VDC power supply
- Single package: 100-pin PQFP
- Hardware compatible with the R96EFXL MONOFAX modem
- Software compatible with all MONOFAX modems

MONOFAX is a registered trademark of Rockwell International.

#### **TECHNICAL SPECIFICATIONS**

#### Configurations, Signaling Rates and Data Rates

The selectable modem configurations, along with the corresponding signaling (baud) rates and data rates, are listed in Table 1.

#### **Tone Generation**

The modem can generate voice-band single or dual tones from 0 Hz to 4800 Hz with a resolution of 0.15 Hz and an accuracy of 0.01%. Tones over 3000 Hz are attenuated. Dual tone generation allows the modem to operate as a programmable DTMF dialer.

#### Caller ID Reception (R96DFXL-CID Only)

Caller ID reception (CID) allows the called Customer Premises Equipment (CPE) to receive a calling party's directory number and the date and time of the call during the first 4-second silent interval in the ringing cycle.

#### **Data Encoding**

The data encoding conforms to CCITT recommendations V.29, V.27 ter, and V.21 Channel 2.

#### **Automatic Adaptive Equalizer**

An adaptive equalizer in V.29 and V.27 ter modes compensates for transmission line amplitude and group delay distortion.

#### Fixed Digital Cable Compromise Equalizer

Compromise equalization can improve performance when operating over low quality lines. The modem has a selectable fixed digital compromise cable equalizer in the high speed receive and transmit data path.

#### **Transmitted Data Spectrum**

The transmitted data spectrum is shaped in the baseband by an excess bandwidth finite impulse response (FIR) filter with the following characteristics:

When operating at 2400 baud, the transmitted spectrum is shaped by a square root of 20% raised cosine filter.

When operating at 1600 baud, the transmitted spectrum is shaped by a square root of 50% raised cosine filter.

When operating at 1200 baud, the transmitted spectrum is shaped by a square root of 90% raised cosine filter.

The out-of-band transmitter energy levels in the 4 - 50 kHz frequency range are below -55.0 dBm.

Table 1. Configurations, Signaling Rates, and Data Rates

Configuration	Modulation	Carrier Frequency (Hz) ±0.01%	Data Rate (bps) ±0.01%	Baud (Symbols/Sec.)	Bits /Symbol	Constellation Points
V.29 9600	QAM	1700	9600	2400	4	16
V.29 7200	QAM	1700	7200	2400	3	8
V.29 4800	QAM	1700	4800	2400	2	4
V.27 ter 4800	DPSK	1800	4800	1600	3	8
V.27 ter 2400	DPSK	1800	2400	1200	2	4
V.21 Channel 2 300	FSK	1650, 1850	300	300	1	_

#### Notes:

1.	Modulation legend:	QAM:	Quadrature Amplitude Modulation
		DPSK:	Differential Phase Shift Keying
		FSK:	Frequency Shift Keying

2 MD92

#### Turn-on and Turn-off Sequences

Transmitter turn-on sequence times are shown in Table 2

Transmitter turn-off sequence times are shown in Table 3.

Table 2. Turn-On Sequence Times

	~RTS On to ~CTS On		
Configuration	Echo Protector Tone Disabled	Echo Protector Tone Enabled	
V.29 (all speeds)	253 ms	441 ms	
V.27 ter 4800 bps Long Train	708 ms	915 ms	
V.27 ter 4800 bps Short Train	50 ms	257 ms	
V.27 ter 2400 bps Long Train	943 ms	1150 ms	
V.27 ter 2400 bps Short Train	67 ms	274ms	
V.21 Channel 2 300 bps	≤14 ms	≤14 ms	

**Table 3. Turn-Off Sequence Times** 

Configuration	Data and Scrambled Ones	No Transmitted Energy	Total
V.29 (all speeds)	5 ms	20 ms	25 ms
V.27 ter 4800 bps	7 ms	20 ms	27 ms
V.27 ter 2400 bps	10 ms	20 ms	30 ms
V.21 Channel 2 300 bps	7 ms	0 ms	7 ms

#### Notes:

- In parallel data mode, the turn-off sequence may be extended by 8 bit times.
- In HDLC mode, the turn-off sequence may be extended by more than 8 bit times.

#### **Transmit Level**

The transmitter output level is programmable in the DSP RAM from 0 dBm to -15.0 dBm and is accurate to  $\pm 1.0$  dBm. The modem adjusts the output level by digitally scaling the output to the transmitter's digital-to-analog converter.

Additionally, the modem can be programmed to attenuate the transmit output level from 0 dB to -14 dB in the analog section in steps of 2 dB using the TXLOSS1 - TXLOSS3 input pins.

#### Scrambler/Descrambler

The modem incorporates a self-synchronizing scrambler/descrambler in accordance with V.29 or V.27 ter recommendations, depending on the selected configuration.

#### Receive Dynamic Range

The receiver satisfies PSTN performance requirements for received line signal levels from 0 dBm to -43 dBm measured at the Receiver Analog Input (RXA) input. An external input buffer and filter must be supplied between RXA and RXIN.

The default values of the programmable Received Line Signal Detector (~RLSD) turn-on and turn-off threshold levels are -43 dBm and -48 dBm, respectively. The ~RLSD threshold levels can be programmed over the following range:

Turn on: -10 dBm to -47 dBm Turn off: -10 dBm to -52 dBm

#### **Receiver Timing**

The timing recovery circuit can track a  $\pm 0.01\%$  frequency error in the associated transmit timing source.

#### **Carrier Recovery**

The carrier recovery circuit can track a  $\pm 7$  Hz frequency offset in the received carrier.

#### Clamping

Received Data (RXD) is clamped to a constant mark whenever ~RLSD is off.

#### **Tone Detectors**

Tone detectors 1 and 2 operate in all non-high speed receive modes. Tone detector 3 operates in all receive modes. The tone detectors can also operate as one 12th order filter in non-high speed receive modes. The filter coefficients of each filter are host programmable in RAM.

#### Voice Mode

The voice mode enables the host to efficiently transmit and receive audio signals and messages. In this mode, the host can directly access modem analog-to-digital (A/D) and digital-to-analog (D/A) converters. Incoming analog voice signals can then be converted to digital format and digital signals can be converted to analog voice output.

MD92 3

## **General Specifications**

The modem power and environmental requirements are listed in Table 4 and Table 5, respectively.

**Table 4. Current Requirements** 

Mode	Current (Typ.) @25°C	Current (Max.) @0°C
Normal Mode	50 mA	55 mA

#### Notes

- Operating voltage = 5.0V ± 5%.
- Typical current listed for 5.0V; maximum current listed for 5.25V.
- Input Ripple ≤0.1 Vpeak-peak. The amplitude of any frequency between 20 kHz and 150 kHz must be less than 500 µVpeak.

**Table 5. Environmental Requirements** 

Parameter	Specification		
Temperature			
Operating	0°C to +70°C (32°F to 158°F)		
Storage	-55°C to +125°C (-67°F to 257°F)		
Relative Humidity	Up to 90% noncondensing, or a wet bulb temperature up to 35°C, whichever is less.		

#### HARDWARE INTERFACE

The hardware interface signals are shown in Figure 1. In Figure 1, any point that is active when exhibiting the relatively more negative voltage of a two-voltage system (e.g., 0 VDC for TTL or -12 VDC for EIA/TIA-232-E) is called active low and is represented by a small circle at the signal point. Active low signals are indicated by a tilde (~), e.g., ~RESET.

Edge-triggered clocks are indicated by a small triangle (e.g., DCLK).

Open-collector (open-source or open-drain) outputs are denoted by a small half circle (e.g., signal ~IRQ).

A clock intended to activate logic on its rising edge (low-to-high transition) is called active low, while a clock intended to activate logic on its falling edge (high-to-low transition) is called active high. When a clock input is associated with a small circle, the input activates on a falling edge. If no circle is shown, the input activates on a rising edge.

Pin signal assignments are shown in Figure 2 (100-pin PQFP).

#### SOFTWARE INTERFACE

Modem functions are implemented in firmware executing in the MDP DSP.

#### INTERFACE MEMORY

The DSP communicates with the host processor by means of a dual-port, interface memory. This interface memory contains thirty-two 8-bit registers, labeled register 00 through 1F. Each register can be read from, or written into, by both the host and the DSP.

The host controls modem operation by writing control bits to DSP interface memory and writing parameter values to DSP RAM through interface memory. The host monitors modem operation by reading status bits from DSP interface memory and reading parameter values from DSP RAM through interface memory.

#### **DSP RAM ACCESS**

The DSP contains 16-bit words RAM. Because the DSP is optimized for performing complex arithmetic, the RAM is organized into real (X RAM) and imaginary (Y RAM) parts. The host processor can read or write both the X RAM and the Y RAM.

DSP interface memory is an intermediary during data exchanges between the host and DSP RAM. The address stored in interface memory RAM address registers by the host determines the DSP RAM address for data access.

The DSP RAM interface memory bits, access functions, codes, and registers are defined in the designer's guide.

4 MD92




Figure 1. Modem Functional Interconnect Diagram

MD92 5




Figure 2. Pin Signals - 100-Pin PQFP

6 MD92

## **NOTES**

Information provided by Rockwell International Corporation is believed to be accurate and reliable. However, no responsibility is assumed by Rockwell International for its use, nor any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent rights of Rockwell International other than for circuitry embodied in Rockwell products. Rockwell International reserves the right to change circuitry at any time without notice. This document is subject to change without notice.

MD92 7

Headquarters
Rockwell Semiconductor Systems 4311 Jamboree Road, P.O. Box C Newport Beach, CA 92658-8902

Phone: (714) 221-4600 Fax: (714) 221-6375

#### European Headquarters

Rockwell Semiconductor Systems Les Taissounieres B1 Route des Dolines

Sophia Antipolis Cedex 06905 Valbonne

(33) 93 00 33 35 (33) 93 00 33 03 Phone:

For more information: Call 1-800-854-8099 International information: Call 1-714-833-6996

URL Address: http://www.nb.rockwell.com E-Mail Address: literature@nb.rockwell.com

#### REGIONAL SALES OFFICES

#### **US Southwest Office**

Rockwell Semiconductor Systems 5000 Birch Street Suite 400 Newport Beach, CA 92660 Phone: (714) 222-9119 Fax: (714) 222-0620

#### **US Southwest Satellite Office**

Rockwell Semiconductor Systems 1000 Business Center Circle Suite 215 Thousand Oaks, CA 91320 Phone: (805) 376-0559

(805) 376-8180

## **US South Central Office**

Rockwell Semiconductor Systems 2001 North Collins Blvd Suite 103 Richardson, TX 75080 Phone: (214) 379-9310 Fax: (214) 479-9317

#### **US Southeast Office**

Rockwell Semiconductor Systems 900 Ashwood Parkway Suite 400 Atlanta, GA 30338 Phone: (770) 393-1830 Fax: (770) 395-1419

#### **US Southeast Satellite Office**

Rockwell Semiconductor Systems One Prestige Place 2600 McCormick Drive Suite 350 Clearwater, FL 34619 Phone: (813) 799-8406 Fax: (813) 799-8306

### **US Northwest Office**

Rockwell Semiconductor Systems US Northwest Office 3600 Pruneridge Avenue Suite 100 Santa Clara, CA 95051 Phone: (408) 249-9696 Fax: (408) 249-7113

#### **US North Central Office** Rockwell Semiconductor Systems

Two Pierce Place Chancellory Park Suite 810 Itasca, IL 60143 Phone: (708) 773-3454 Fax: (708) 773-3907

#### **US Northeast Office**

Rockwell Semiconductor Systems 239 Littleton Road Suite 4A Westford, MA 01886 Phone: (508) 692-7660 Fax: (508) 692-8185

#### Australia

Rockwell Semiconductor Systems Rockwell Australia Pty Limited Suite 603, 51 Rawson Street Epping, NSW 2121 Australia Phone: (61-2) 9869 4088 (61-2) 9869 4077

#### Europe Mediterranean

Rockwell Semiconductor Systems c/o Rockwell Automation S.r.l. Via Di Vittorio, 1 20017 Mazzo Di Rho (MI) Phone: (39 2) 93179911 (39 2) 93179913

#### **Europe North**

Rockwell Semiconductor Systems, Ltd. Berkshire Court Western Road Bracknell Berkshire RG12 1RE England Phone: +44 1344 486 444 +44 1344 486 555

#### **Europe South**

Rockwell Semiconductor Systems S.A.R.L. Tour GAN Cedex 13 92082 Paris La Defense 2 (33-1) 49-06-3980 (33-1) 49-06-3990 Phone:

## Fax:

Germany Rockwell Semiconductor Systems Rockwell Int'l GmbH Germany Paul-Gerhardt-Allee 50 a 81245 Munchen Germany Phone: (49-89) 829-1320 Fax: (49-89) 834-2734

Hong Kong Rockwell Int'l (Asia Pacific) Ltd. 13th Floor, Suites 8-10, Harbour Centre 25 Harbour Road Wanchai. Hong Kong Phone: (852) 2 827-0181 Fax: (852) 2 827-6488

Japan

Rockwell Int'l Japan Co., Ltd. Shimomoto Bldg 1-46-3 Hatsudai, Shibuya-ku Tokvo, 151 Japan

#### Phone: (81-3) 5371 1520 (81-3) 5371 1501

Fax: Korea Rockwell-Collins Int'l, Inc.

## Room No. 1508 Korea Textile Centre Building 944-31, Daechi-3dong Kangnam P.O. Box 2037

Kangnam-ku Seoul Korea

Phone: (82-2) 565-2880 (82-2) 565-1440

Singapore Rockwell Semiconductor Systems Singapore Branch 1 Kim Seng Promenade #09-01 Great World City East Tower Singapore 237994 Phone: (65) 737-7355 Fax: (65) 737-9077

Rockwell Int'l Taiwan Company, Ltd. Room 2808 International Trade Bldg. 333, Keelung Road, Section I Taipei. Taiwan

10548 ROC Phone: (886-2) 720-0282 Fax: (886-2) 757-6760

©1997, Rockwell International Corporation Printed in U.S.A. All Rights Reserved



Semiconductor Systems