

STF20N65M5, STFI20N65M5, STFW20N65M5

N-channel 650 V, 0.160 Ω typ., 18 A MDmesh M5 Power MOSFETs in TO-220FP, I²PAKFP and TO-3PF packages

Datasheet - production data



Figure 1: Internal schematic diagram



Features

Order code	V _{DS} @ T _{Jmax}	R _{DS(on)} max	ID
STF20N65M5			
STFI20N65M5	710 V	0.190 Ω	18 A
STFW20N65M5			

- Extremely low R_{DS(on)}
- Low gate charge and input capacitance
- Excellent switching performance
- 100% avalanche tested

Applications

• Switching applications

Description

These devices are N-channel Power MOSFET based on the MDmesh[™] M5 innovative vertical process technology combined with the wellknown PowerMESH[™] horizontal layout. The resulting products offer extremely low onresistance, making them particularly suitable for applications requiring high power and superior efficiency.

Table 1: Device summary

Order code	Marking	Package	Packaging		
STF20N65M5		TO-220FP			
STFI20N65M5	20N65M5	I²PAKFP (TO-281)	Tube		
STFW20N65M5		TO-3FP			

DocID024223 Rev 3

This is information on a product in full production.

Contents

Contents

1	Electric	al ratings	3
2	Electric	al characteristics	4
	2.1	Electrical characteristics (curve)	6
3	Test cir	cuits	9
4	Package	e information	10
	4.1	TO-220FP package information	11
	4.2	IPAKFP (TO-281) package information	13
	4.3	TO-3PF package information	15
5	Revisio	n history	17



1 Electrical ratings

		Valu		
Symbol	Parameter	TO-220FP, I²PAKFP	TO-3PF	Unit
V _{GS}	Gate- source voltage ±25		V	
lь	Drain current (continuous) at $T_c = 25 \ ^{\circ}C$ 18 ⁽¹⁾		Α	
lь	Drain current (continuous) at $T_c = 100 \ ^{\circ}C$ $11.3^{(1)}$		Α	
I _{DM} ⁽²⁾	Drain current (pulsed)	36 ⁽¹⁾		Α
Ртот	Total dissipation at $T_C = 25 \ ^{\circ}C$	dissipation at $T_c = 25 \text{ °C}$ 30 48		W
dv/dt ⁽³⁾	Peak diode recovery voltage slope	15		V/ns
V _{ISO} ⁽⁴⁾	Insulation withstand voltage (RMS) from all three leads to external heat sink (t = 1 s; T_c = 25 °C)	2500	3500	V
T _{stg}	Storage temperature range		ംറ	
Tj	Operating junction temperature range	- 55 to 150		

Table 2: Absolute maximum ratings

Notes:

⁽¹⁾Limited by maximum junction temperature.

 $\ensuremath{^{(2)}}\ensuremath{\mathsf{Pulse}}$ width limited by safe operating area

 $^{(3)}I_{SD} \leq$ 18 A, di/dt = 400 A/µs, V_{DS(peak)} < V_{(BR)DSS}, V_DD = 400 V $^{(4)}V_{DS} \leq$ 520 V

Table 3: Thermal data

	Symbol Parameter		Value	
Symbol			TO-3PF	Unit
R _{thj-case}	ase Thermal resistance junction-case		2.6	°C/W
R _{thj-amb}	Thermal resistance junction-ambient	62.5	50	°C/W

Table 4: Avalanche characteristics

Symbol	Parameter	Value	Unit
I _{AR}	Avalanche current, repetitive or not repetitive (pulse width limited by T_{jmax})	4	°C/W
Eas	Single pulse avalanche energy (starting $T_J = 25 \text{ °C}$, $I_D = I_{AR}$, $V_{DD} = 50 \text{ V}$)	270	mJ



2 Electrical characteristics

(T_c = 25 °C unless otherwise specified)

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{(BR)DSS}	Drain-source breakdown voltage	V_{GS} = 0, I_D = 1 mA	650			V
	I _{DSS} Zero gate voltage drain current	$V_{GS} = 0, V_{DS} = 650 V$			1	μA
IDSS		$V_{GS} = 0, V_{DS} = 650 V,$ T _c =125 °C ⁽¹⁾			100	μA
Igss	Gate-body leakage current	$V_{\text{DS}} = 0, V_{\text{GS}} = \pm 25 \text{ V}$			±100	nA
V _{GS(th)}	Gate threshold voltage	$V_{DS} = V_{GS}$, $I_D = 250 \ \mu A$	3	4	5	V
R _{DS(on)}	Static drain-source on- resistance	V _{GS} = 10 V, I _D = 9 A		0.160	0.190	Ω

Table 5: On /off states

Notes:

⁽¹⁾Defined by design, not subject to production test

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
Ciss	Input capacitance		-	1434	-	pF
Coss	Output capacitance	$V_{GS} = 0, V_{DS} = 100 V,$	-	38	-	pF
C _{rss}	Reverse transfer capacitance	f = 1 MHz	-	3.7	-	pF
Co(tr) ⁽¹⁾	Equivalent capacitance time related	$V_{GS} = 0, V_{DS} = 0$ to 520 V	-	118	-	pF
C _{o(er)} ⁽²⁾	Equivalent capacitance energy related	$V_{\rm GS} = 0, \ V_{\rm DS} = 0.10.520 \ V$	-	35	-	pF
Rg	Intrinsic gate resistance	$f = 1 \text{ MHz}, I_D=0 \text{ A}$	-	3.5	-	Ω
Qg	Total gate charge	$V_{DD} = 520 \text{ V}, \text{ I}_{D} = 9 \text{ A},$	-	36	-	nC
Qgs	Gate-source charge	$V_{GS} = 0$ to 10 V	-	7.5	-	nC
Q _{gd}	Gate-drain charge	(see Figure 18: "Test circuit for gate charge behavior")	-	18	-	nC

Table 6: Dynamic

Notes:

 $^{(1)}C_{o(tr)}$ is a constant capacitance value that gives the same charging time as C_{oss} while V_{Ds} is rising from 0 to 80% $V_{DSs}.$

 $^{(2)}C_{0(er)}$ is a constant capacitance value that gives the same stored energy as Coss while V_{DS} is rising from 0 to 80% V_{DSS} .



STF20N65M5,STFI20N65M5,STFW20N65M5

Electrical characteristics

Table 7: Switching times							
Symbol	Parameter	Min.	Тур.	Max.	Unit		
t _{d(V)}	Voltage delay time	$V_{DD} = 400 V, I_D = 12 A,$	-	43	-	ns	
tr(∨)	Voltage rise time	$R_G = 4.7 \Omega$, $V_{GS} = 10 V$	-	7.5	-	ns	
t _{f(i)}	Current fall time	(see Figure 19: "Test circuit for inductive load switching and	-	7.5	-	ns	
$t_{c(off)}$	Crossing time	diode recovery times" and Figure 22: "Switching time waveform")	-	11.5	-	ns	

Table 8: Source drain diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
Isd	Source-drain current		-		18	А
I _{SDM} ⁽¹⁾	Source-drain current (pulsed)		-		36	А
V _{SD} ⁽²⁾	Forward on voltage	I _{SD} = 18 A, V _{GS} = 0	-		1.5	V
trr	Reverse recovery time	I _{SD} = 18 A,	-	288		ns
Qrr	Reverse recovery charge	di/dt = 100 A/µs V _{DD} = 100 V	-	4		μC
Irrm	Reverse recovery current	(see Figure 19: "Test circuit for inductive load switching and diode recovery times")	-	27		A
trr	Reverse recovery time	I _{SD} = 18 A,	-	342		ns
Qrr	Reverse recovery charge	di/dt = 100 A/µs V _{DD} = 100 V, T _j = 150 °C	-	4.7		μC
Irrm	Reverse recovery current	(see Figure 19: "Test circuit for inductive load switching and diode recovery times")	-	28		A

Notes:

 $^{(1)}\mbox{Pulse}$ width limited by safe operating area

 $^{(2)}\text{Pulsed:}$ pulse duration = 300 µs, duty cycle 1.5%



Electrical characteristics

STF20N65M5,STFI20N65M5,STFW20N65M5

2.1 Electrical characteristics (curve)









DocID024223 Rev 3



STF20N65M5,STFI20N65M5,STFW20N65M5





57







DocID024223 Rev 3

Electrical characteristics

STF20N65M5,STFI20N65M5,STFW20N65M5





 E_{on} including reverse recovery of a SiC diode.



3 Test circuits

57







DocID024223 Rev 3

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK[®] packages, depending on their level of environmental compliance. ECOPACK[®] specifications, grade definitions and product status are available at: *www.st.com*. ECOPACK[®] is an ST trademark.



4.1 TO-220FP package information



DocID024223 Rev 3

57

STF20N65M5,STFI20N65M5,STFW20N65M5

	Table 9: TO-220FP page	ckage mechanical data			
Dim.	mm				
Dim.	Min.	Тур.	Max.		
А	4.4		4.6		
В	2.5		2.7		
D	2.5		2.75		
E	0.45		0.7		
F	0.75		1		
F1	1.15		1.70		
F2	1.15		1.70		
G	4.95		5.2		
G1	2.4		2.7		
Н	10		10.4		
L2		16			
L3	28.6		30.6		
L4	9.8		10.6		
L5	2.9		3.6		
L6	15.9		16.4		
L7	9		9.3		
Dia	3		3.2		
р	•				



4.2 I²PAKFP (TO-281) package information



Figure 24: I²PAKFP (TO-281) package outline



STF20N65M5,STFI20N65M5,STFW20N65M5 Table 10: I²PAKFP (TO-281) mechanical data

Table 10: I ² PAKFP (TO-281) mechanical data					
Dim.		mm			
Dini.	Min.	Тур.	Max.		
A	4.40		4.60		
В	2.50		2.70		
D	2.50		2.75		
D1	0.65		0.85		
E	0.45		0.70		
F	0.75		1.00		
F1			1.20		
G	4.95		5.20		
н	10.00		10.40		
L1	21.00		23.00		
L2	13.20		14.10		
L3	10.55		10.85		
L4	2.70		3.20		
L5	0.85		1.25		
L6	7.50	7.60	7.70		



4.3 TO-3PF package information



Figure 25: TO-3PF package outline



STF20N65M5,STFI20N65M5,STFW20N65M5 Table 11: TO-3PF mechanical data

Table 11: TO-3PF mechanical data			
Dim.	mm		
	Min.	Тур.	Max.
A	5.30		5.70
С	2.80		3.20
D	3.10		3.50
D1	1.80		2.20
E	0.80		1.10
F	0.65		0.95
F2	1.80		2.20
G	10.30		11.50
G1		5.45	
Н	15.30		15.70
L	9.80	10	10.20
L2	22.80		23.20
L3	26.30		26.70
L4	43.20		44.40
L5	4.30		4.70
L6	24.30		24.70
L7	14.60		15
N	1.80		2.20
R	3.80		4.20
Dia	3.40		3.80



5 Revision history

Date	Revision	Changes	
01-Feb-2013	1	First release. Part numbers previously included in datasheet DM00049308	
21-Jul-2016	2	Added device in TO-3PF. Modified: Table 2: "Absolute maximum ratings", Table 5: "On /off states". Modified: Figure 2: "Safe operating area for TO-220FP and I ² PAKFP", Figure 4: "Safe operating area for TO-3PF", Figure 5: "Thermal impedance for TO-3PF". Minor text changes	
22-Mar-2017	3	Modified Table 2: "Absolute maximum ratings", Table 8: "Source drain diode". Modified Figure 2: "Safe operating area for TO-220FP and I ² PAKFP", Figure 4: "Safe operating area for TO-3PF", Figure 12: "Normalized gate threshold voltage vs temperature ", Figure 13: "Normalized on- resistance vs temperature" and Figure 14: "Source-drain diode forward characteristics ". Minor text changes.	



IMPORTANT NOTICE – PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2017 STMicroelectronics - All rights reserved

