

DESCRIPTION — The SN74LS295A is a 4-Bit Shift Register with serial and parallel synchronous operating modes, and independent 3-state output buffers. The Parallel Enable input (PE) controls the shift-right or parallel load operation. All data transfers and shifting occur synchronous with the HIGH to LOW clock transition.

The 3-State output buffers are controlled by an active HIGH Output Enable input (EO). Disabling the output buffers does not affect the shifting or loading of input data, but it does inhibit serial expansion.

The LS295A is fabricated with the Schottky barrier diode process for high speed and is completely compatible with all Motorola TTL families.

- FULLY SYNCHRONOUS SERIAL OR PARALLEL DATA TRANSFERS
- NEGATIVE EDGE-TRIGGERED CLOCK INPUT
- PARALLEL ENABLE MODE CONTROL INPUT
- 3-STATE BUSSABLE OUTPUT BUFFERS
- INPUT CLAMP DIODES LIMIT HIGH SPEED TERMINATION EFFECTS

	S	LOADING (Note a)		
		HIGH	LOW	
PE	Parallel Enable Input	0.5 U.L.	0.25 U.L.	
DS	Serial Data Input	0.5 U.L.	0.25 U.L.	
Po-P3	Parallel Data Input	0.5 U.L.	0.25 U.L.	
EO CP	 Output Enable Input 	0.5 U.L.	0.25 U.L.	
CP	Clock Pulse (Active LOW Going	0.5 U.L.	0.25 U.L.	
00-03	Edge) Input 3-State Outputs	10 U.L.	5 U.L.	

NOTE:

a. 1 TTL Unit Load (U.L.) = 40 μ A HIGH/1.6 mA LOW.



SN74LS295A

4-BIT SHIFT REGISTERS WITH 3-STATE OUTPUTS

LOW POWER SCHOTTKY



FUNCTIONAL DESCRIPTION — The LS295A is a 4-Bit Shift Register with serial and parallel synchronous operating modes. It has a Serial Data (DS) and four Parallel Data (PO-P3) inputs and four parallel 3-State output buffers (OO-O3). When the Parallel Enable (PE) input is HIGH, data is transferred from the Parallel Data Inputs (P0-P3) into the register synchronous with the HIGH to LOW transition of the Clock (CP). When the PE is LOW, a HIGH to LOW transition on the clock transfers the serial data on the DS input to register QO, and shifts data from QO to Q1, Q1 to Q2 and Q2 to Q3. The input data and parallel enable are fully edge-triggered and must be stable only one set-up time before the HIGH to LOW clock transition.

The 3-State output buffers are controlled by an active HIGH Output Enable input (EO). When the EO is HIGH, the four register outputs appear at the Q0-Q3 outputs. When EO is LOW, the outputs are forced to a high impedance "off" state. The 3-State output buffers are completely independent of the register operation, i.e., the input transitions on the EO input do not affect the serial or parallel data transfers of the register. If the outputs are tied together, all but one device must be in the high impedance state to avoid high currents that would exceed the maximum ratings. Designers should ensure that Output Enable signals to 3-State devices whose outputs are tied together are designed so there is no overlap.

MODE	SELE	ст –	TRU	тнт	ABL	E	
1			UTS				UTS*
ATING MODE	PE	CP	Ds	Pn	00	Q1	02

٦ Т

1

ł ٦ h

h l х Q3

х

x

Pn PO P₁ P2

L 90 q1 ٩2

н 90 **q**1 9₂ P3

*The indicated data appears at the Q outputs when E_{O} is HIGH. When EO is LOW, the indicated data is loaded into the register, but the outputs are all forced to the high impedance "off" state.

- L = LOW Voltage Levels
- H = HIGH Voltage Levels

X = Don't Care

OPER

Shift Right

Parallel Load

 $p_0(q_0) =$ Lower case letters indicate the state of the referenced input (or output) one set-up time prior to the HIGH to LOW clock transition.

I = LOW Voltage Level one set-up time prior to the HIGH to LOW clock transition.

h = HIGH Voltage Level one set-up time prior to the HIGH to LOW clock transition

GUARANTEED OPERATING RANGES

SYMBOL	PARAMETER	MIN	TYP	MAX	UNIT
Vcc	Supply Voltage	4.75	5.0	5.25	V
TA	Operating Ambient Temperature Range	0	25	70	°C
IOH .	Output Current — High			-0.4	mA
^I OL	Output Current — Low			8.0	mA

SYMBOL	BADAMETER	LIMITS			UNITS	TECT CONDITIONS		
	PARAMETER	MIN	TYP	MAX		TEST CONDITIONS		
VIH	Input HIGH Voltage	2.0			v	Guaranteed Input HIGH Voltage for All Inputs		
VIL	Input LOW Voltage			0.8	v	Guaranteed Input LOW Voltage for All Inputs		
VIK	Input Clamp Diode Voltage		-0.65	-1.5	V	$V_{CC} = MIN$, $I_{IN} = -18 \text{ mA}$		
∨он	Output HIGH Voltage	2.7	3.5		v	V _{CC} = MIN, I _C or V _{IL} per ⊺rut	h = MAX, V _{IN} = V _{IH} h Table	
			0.25	0.4	v	1 _{OL} = 4.0 mA	$V_{CC} = V_{CC} MIN$	
V _{OL} Output	Output LOW Voltage		0.35	0.5	v	IOL = 8.0 mA	$V_{IN} = V_{IL} \text{ or } V_{IH}$ per Truth Table	
IOZH	Output Off Current HIGH			20	μΑ	$V_{CC} = MAX, V$	/OUT = 2.7 V	
loz∟	Output Off Current LOW			-20	μΑ	$V_{CC} = MAX, V_{OUT} = 0.4 V$		
h	Input HIGH Current			20	μA	V _{CC} = MAX, V	′IN = 2.7 V	
ήн	input man current			0.1	mA	V _{CC} = MAX, V	/IN = 7.0 V	
hL	Input LOW Current			-0.4	mA	V _{CC} = MAX, V	$V_{\rm IN} = 0.4 \rm V$	
los	Short Circuit Current	-20		-100	mA	$V_{CC} = MAX$		
	Power Supply Current					V _{CC} = MAX, E momentary 3.0		
lcc	Total, Output HIGH			29	l mA	Vcc = MAX F	$\overline{O} = GND, \overline{CP} = GND$	
	Total, Output LOW			33]	$\nabla CC = WAX, EO = GND, CF = GNI$		

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

AC	CHARA	CTERISTICS	T _A = 25°C
----	-------	------------	-----------------------

-

SYMBOL	DADAMETER		LIMITS			TECT CONDITIONS	
	PARAMETER	MIN	TYP	MAX	UNITS	TEST CONDITIONS	
fMAX	Maximum Clock Frequency	30	45		MHz		
tPLH tPHL	Propagation Delay Clock to Output		14 19	20 30	ns		
tPZH	Output Enable Time to HIGH LEVEL		18	26	ns	$C_L = 15 \text{ pF}$ $V_{CC} = 5.0 \text{ V}$	
^t PZL	Output Enable Time to LOW Level		20	30	ns		
^t PLZ	Output Disable Time from LOW Level		13	20	ns	C. = 5 0 p5	
^t PHZ	Output Disable Time from HIGH Level		13	20	ns	C _L = 5.0 pF	

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS
		MIN	TYP	MAX	UNITS	TEST CONDITIONS
tw	Clock Pulse Width	16			ns	$V_{CC} = 5.0 V$
ts	Data Setup Time	20			ns	$V_{CC} = 5.0$ V $C_{I} = 15 \text{ pF}$
th	Data Hold Time	0			ns	

AC SETUP REQUIREMENTS: $T_A = 25^{\circ}C$, $V_{CC} = 5.0 \text{ V}$

DEFINITION OF TERMS:

SETUP TIME (t_{s}) — is defined as the minimum time required for the correct logic level to be present at the logic input prior to the clock transition from HIGH to LOW in order to be recognized and transferred to the outputs. HOLD TIME (t_{h}) — is defined as the minimum time following the clock transition from HIGH to LOW that the logic level must be maintained at the input in order to ensure continued recognition. A negative HOLD TIME indicates that the correct logic level may be released prior to the clock transition from HIGH to LOW and still be recognized.

AC WAVEFORMS

- The shaded areas indicate when the input is permitted to change for predictable output performance.



*The Data Input is D_S for PE = LOW and P_n for PE = HIGH.





