## 54F/74F547

# Octal Decoder/Demultiplexer With Address Latches and Acknowledge

#### Description


The 'F547 is a 3-to-8 line address decoder with latches for address storage. Designed primarily to simplify multiple chip selection in a microprocessor system, it contains one active LOW and two active HIGH Enables to conserve address space. Also included is an active LOW Acknowledge output that responds to either a Read or Write input signal when the Enables are active.

- 3-to-8 Line Address Decoder
- Address Storage Latches
- Multiple Enables for Address Extension
- Open Collector Acknowledge Output


Ordering Code: See Section 5

www.datasheetcatalog.com


#### **Logic Symbol**



#### **Connection Diagrams**



Pin Assignment for DIP and SOIC



Pin Assignment for LCC and PCC

Input Loading/Fan-Out: See Section 3 for U.L. definitions

Pin Names	Description	54F/74F(U.L.) HIGH/LOW	
A <sub>0</sub> -A <sub>2</sub>	Output Select Address Inputs	0.5/0.375	
Ē <sub>1</sub> -	Chip Enable Input (Active LOW)	0.5/0.375	
E <sub>2</sub> , E <sub>3</sub>	Chip Enable Inputs	0.5/0.375	
LE	Latch Enable Input	0.5/0.375	
RD	Read Acknowledge Input (Active LOW)	0.5/0.375	
WR	Write Acknowledge Input (Active LOW)	0.5/0.375	
ACK	Open Collector Acknowledge Output (Active LOW)	OC*/12.5	
$\overline{O}_0$ - $\overline{O}_7$	Decoded Outputs (Active LOW)	25/12.5	

<sup>\*</sup>OC = Open Collector

#### **Functional Description**

When enabled, the 'F547 accepts the A<sub>0</sub>-A<sub>2</sub> Address inputs and decodes them to select one of eight active LOW, mutually exclusive outputs, as shown in the Decoder Truth Table. With LE HIGH, the Address latches are transparent and the output selection changes each time the A<sub>0</sub>-A<sub>2</sub> address changes. When LE is LOW, the latches store the last valid address preceding the HIGH-to-LOW transition of the LE input signal. For applications in which the separation of latch enable and chip

enable functions is not required, LE and  $\overline{E}_1$  can be tied together, such that when HIGH the outputs are OFF and the latches are transparent, and when LOW the latches are storing and the selected output is enabled.

The open collector Acknowledge ( $\overline{ACK}$ ) output is normally HIGH (i.e. OFF) and goes LOW when  $\overline{E_1}$ ,  $E_2$  and  $E_3$  are all active and either the Read ( $\overline{RD}$ ) or Write ( $\overline{WR}$ ) input is LOW, as indicated in the Acknowledge Truth Table.

#### **Acknowledge Truth Table**

	Output				
Ē <sub>1</sub>	E <sub>2</sub>	E <sub>3</sub>	RD	WR	ACK
Н	X	Χ	Х	Х	Н
X	L	X	X	Х	Н
X	X	L	Х	Х	Н
L	Н	Н	Н	Н	Н
L	Н	Н	L	X	L
L	Н	Н	Х	L	L

H = HIGH Voltage Level
L = LOW Voltage Level
X = Immaterial

#### Latch and Output Status Table


	Decoder	Inputs				
÷	Outputs	Status	LE	E <sub>3</sub>	E <sub>2</sub>	Ē <sub>1</sub>
		Transparent	Н	Н	Н	L
!	Selected Output LOW	Storing	L	Н	H	L
www.datasheetcatalog.co	All Outputs HIGH	Storing	Х	X	X	Н
www.uatasneettatalog.co	All Outputs HIGH	Storing	Х	X	L	X
	All Outputs HIGH	Storing	Х	L	X	X

#### **Decoder Truth Table\***

	Inputs		Outputs							
A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>	$\overline{O}_0$	Ō <sub>1</sub>	Ō <sub>2</sub>	$\overline{O}_3$	Ō <sub>4</sub>	Ō <sub>5</sub>	Ō <sub>6</sub>	Ō <sub>7</sub>
L L L	L L H	L H L	LHHH	H	HHLH	H H L	H H H	H H H	HHHH	HHH
H H H	L H H	L H L	HHH		HHH			HHH	HHLH	HHL

<sup>\*</sup>Assuming  $\overline{E}_1$ , LOW;  $E_2$  and  $E_3$ , HIGH

www.datasheetcatalog.com



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

DC Characteristics over Operating Temperature Range (unless otherwise specified)

			54F/74F			Conditions	
Symbol	Parameter	Min	Тур	Max	Units		
Icc	Power Supply Current		17	25	mA	V <sub>CC</sub> = Max	

#### AC Characteristics: See Section 3 for waveforms and load configurations

		54F/74F	54F	74F		Fig. No.
Symbol	Parameter	$T_A = +25$ °C $V_{CC} = +5.0$ V $C_L = 50$ pF	$T_A$ , $V_{CC} = MiI$ $C_L = 50 pF$	$T_A$ , $V_{CC} =$ $Com$ $C_L = 50 pF$	Units	
		Min Typ Max	Min Max	Min Max	,	
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay $A_n$ to $\overline{O}_n$	4.0 7.0 9.0 5.0 9.0 12.0	3.0 10.5 5.0 13.0	4.0 10.0 5.0 13.0	ns	3-1 3-10
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay $\overline{E}_1$ to $\overline{O}_n$	4.0 6.5 8.5 4.0 6.5 8.5	3.0 10.0 3.5 10.0	4.0 9.5 4.0 9.5	ns	3-1 3-4
t <sub>PLH</sub>	Propagation Delay LE to $\overline{O}_n$	4.0 7.5 9.5 5.0 14.5 18.0	4.0 11.5 5.0 20.0	4.0 10.5 5.0 19.0	ns	3-1 3-3
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay $E_2$ or $E_3$ to $\overline{O}_n$	5.0 8.5 11.0 5.0 8.5 11.0	4.5 12.5 4.5 12.5	5.0 12.0 5.0 12.0	ns	3-1 3-3
t <sub>PLH</sub>	Propagation Delay E <sub>1</sub> , RD or WR to ACK	6.5 11.0 14.0 4.0 7.5 9.5	6.5 16.0 3.5 11.0	6.5 15.0 4.0 10.5	ns	3-1 3-4
t <sub>PLH</sub>	Propagation Delay E <sub>2</sub> or E <sub>3</sub> to ACK	8.0 13.0 16.5 5.0 8.5 11.0	8.0 18.5 5.0 12.5	8.0 17.5 5.0 12.0	ns	3-1 3-3

### AC Operating Requirements: See Section 3 for waveforms

		54F/74F	54F	74F	Units	Fig. No.
Symbol	Parameter	$T_A = +25$ °C $V_{CC} = +5.0$ V	T <sub>A</sub> , V <sub>CC</sub> =	T <sub>A</sub> , V <sub>CC</sub> =		
		Min Typ Max	Min Max	Min Max		
t <sub>s</sub> (H) t <sub>s</sub> (L)	Setup Time, HIGH or LOW A <sub>n</sub> to LE	5.0 5.0	5.0 5.0	5.0 5.0		0.45
t <sub>h</sub> (H) t <sub>h</sub> (L)	Hold Time, HIGH or LOW A <sub>n</sub> to LE	6.0 6.0	6.0 6.0	6.0 6.0	ns	3-15
t <sub>w</sub> (H)	LE Pulse Width, HIGH	6.0	6.0	6.0	ns	3-7

www.datasheetcatalog.com

Symbol	Paramet	Parameter			Limits	2	Units	V <sub>CC</sub> <sup>4</sup>	Cond	itions <sup>2</sup>
Oymbo.	- aramo	Min	Typ <sup>3</sup>	Мах		V CC	Conditions			
V <sub>IH</sub>	Input HIGH Voltage			2.0			V	-	Recognized a Signal over R V <sub>CC</sub> and T <sub>A</sub> R	ecommended
V <sub>IL</sub>	Input LOW Voltage				0.8	V		Recognized as a LOW Signal over Recommende V <sub>CC</sub> and T <sub>A</sub> Range		
V <sub>CD</sub>	Input Clamp Diod	e Vo	ltage		-	-1.2	٧	Min	I <sub>IN</sub> = -18 mA	
	Output HIGH Volt	age	Mil	2.5	3.4		V	Min	I <sub>OH</sub> = -1 ·mA	
	Std/3-State <sup>6</sup>		Com <sup>7</sup>	2.7	3.4				10H - 11111	
V <sub>OH</sub>	Output HIGH Volt	age	Mil	2.4	3.3		V	Min	I <sub>OH</sub> = -3 mA	-
OH	3-State/Line Drive	r6	Com <sup>7</sup>	2.7	3.3				JOH - O IIIX	
	Output HIGH Volt	age	Mil	2.0	3.2		V	Min	I <sub>OH</sub> = -12 mA	
	Line Driver <sup>6</sup>	r6		2.0	3.1			1	I <sub>OH</sub> = -15 mA	
	Output LOW Voltage		Mil		0.30	0.5	٧	Min	I <sub>OL</sub> = 20 mA	
	Standard <sup>6</sup>		Com		0.30	0.5				
	Output LOW Voltage		Mil		0.30	0.5	V V	Min	I <sub>OL</sub> = 20 mA	
V <sub>OL</sub>	3-State <sup>6</sup>		Com		0.35	0.5		141111	I <sub>OL</sub> = 24 mA	
	Output LOW Voltage		Mil		0.38	0.55		Min	I <sub>OL</sub> = 48 mA	
	Line Driver <sup>6</sup>		Com		0.42	0.55			I <sub>OL</sub> = 64 mA	
	Input HIGH Current		0.5 U.L.			20	μΑ	Max	V <sub>IN</sub> = 2.7 V	
			n U.L.			n(40)			VIN — 2	$I_{IH} = 40 \mu A$
I <sub>IH</sub>	Input HIGH Current Breakdown Test, Std Inputs				100	μΑ	Max	V <sub>IN</sub> = 7.0 V	Multiplied by Input HIGH U.L. Shown on	
	Input HIGH Current Breakdown Test, Transceivers				,	1.0	mA	Max	V <sub>IN</sub> = 5.5 V	Data Sheet
	Input LOW	0.	375 U.L.			-0.6		-	I <sub>IL</sub> = -1.6 mA	1 1 OVA / 1 1 /
IIL	Current		n U.L.		,	n(-1.6)	mA	Max	Shown on Dat V <sub>IN</sub> = 0.5 V	Input LOW U.L. a Sheet,
l <sub>ozh</sub>	3-State Output OF Current HIGH	F				50	μΑ	Мах	V <sub>OUT</sub> = 2.7 V	
lozL	3-State Output OFF Current LOW				,	-50	μΑ	Мах	V <sub>OUT</sub> = 0.5 V	
Іон	Open Collector Output Leakage Current			*		100	μΑ	Min	$V_{IN} = V_{IH}/V_{IL}$ $V_{OUT} = V_{CC}$	
los <sup>5</sup>	Output Short-	Std	3-State <sup>6</sup>	-60		-150	mA	Мах	V <sub>OUT</sub> = 0 V	-
os			Driver <sup>6</sup>	-100		-225		IVIAX		

<sup>1.</sup> Unless otherwise noted, conditions and limits apply throughout the temperature range for which the particular device type is rated. The ground pin is the reference level for all applied and resultant voltages.

<sup>2.</sup> Unless otherwise stated on individual data sheets.

<sup>3.</sup> Typical characteristics refer to  $T_A = +25$  °C and  $V_{CC} = +5.0$  V.

<sup>4.</sup> Min and Max refer to the values listed in the table of recommended operating conditions.

<sup>5.</sup> For I<sub>OS</sub>, the use of high-speed test apparatus and/or sample-and-hold techniques are preferable in order to minimize internal chip heating and more accurately reflect operational values. Otherwise, prolonged shorting of a HIGH output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests, I<sub>OS</sub> tests should be performed last.


<sup>6.</sup> Refers to the type of output pull-up/pulldown circuitry used for the particular device. Standard outputs may be identified by an Output HIGH/LOW fan-out of 25/12.5 U.L.; 3-State outputs may be identified by an Output HIGH/LOW fan-out of 75/15 (12.5) U.L.; Line Driver outputs may be identified by an Output HIGH/LOW fan-out of 75/40 (30) U.L.

<sup>7.</sup> Refers to  $\pm 5\%$  V<sub>CC</sub> specifications.  $\pm 10\%$  V<sub>CC</sub> Commercial limits are the same as the Military limits.



# Ordering Information/ Package Outlines

The Product Index and Selection Guide in Section 1 lists only the basic device numbers. This basic number is used to form part of a simplified purchasing code where the package type and temperature range are defined as follows:



Package	Package Code	Temperature Range	Temperature Code
Plastic DIP	P	Commercial	C
Slim Pastic DIP	SP	0°C to +70°C	
Ceramic DIP	D		
Slim Ceramic DIP	SD	Military	М
Flatpak	F	-55°C to +125°C	iVi
Ceramic Leadless Chip Carrier (LCC	C) L1		
Plastic Chip Carrier (PCC)	Q		
Small Outline, 150 mils (SOIC)	S	www da	atasheetcatalog.com
Small Outline, 300 mils (SOIC)	V	vvvv.aa	icasi rececutarog.com

#### Package Outlines

The package outlines indicated above are shown in the detailed outline drawings in this section.