

TPS22917 1 V–5.5-V, 2-A, 80-mΩ Ultra-Low Leakage Load Switch

1 Features

- Input Operating Voltage Range (V_{IN}): 1 V to 5.5 V
- Maximum Continuous Current (I_{MAX}): 2 A
- On-Resistance (R_{ON}):
 - 5 V_{IN} = 80 mΩ (Typical)
 - 1.8 V_{IN} = 120 mΩ (Typical)
 - 1 V_{IN} = 220 mΩ (Typical)
- Ultra-Low Power Consumption:
 - ON State (I_Q): 0.5 μA (Typical)
 - OFF State (I_{SD}): 10 nA (Typical)
- Smart ON Pin Pull Down (R_{PD}):
 - ON $\geq V_{IH}$ (I_{ON}): 10 nA (Maximum)
 - ON $\leq V_{IL}$ (R_{PD}): 750 kΩ (Typical)
- Adjustable Turn ON Limits Inrush Current (t_{ON}):
 - 5-V t_{ON} = 100 μs at 72 mV/μs (C_T = Open)
 - 5-V t_{ON} = 4000 μs at 2.3 mV/μs (C_T = 1000 pF)
- Adjustable Output Discharge and Fall Time:
 - Optional QOD Resistance $\geq 150 \Omega$ (Internal)
- Always-ON True Reverse Current Blocking (RCB):
 - Activation Current (I_{RCB}): –500 mA (Typical)
 - Reverse Leakage ($I_{IN,RCB}$): –1 μA (Maximum)

2 Applications

- Industrial Systems
- Set Top Box
- Blood Glucose Meters
- Electronic Point of Sale

3 Description

The TPS22917 device is a small, single channel load switch utilizing a low leakage P-Channel MOSFET for minimum power loss. Advanced gate control design supports operating voltages as low as 1 V with minimal increase in ON-Resistance and power loss.

The Rise and Fall times can be independently adjusted with external components for system level optimizations. The timing capacitor (C_T) and turn on time can be adjusted to manage inrush current without adding unnecessary system delays. The output discharge resistance (QOD) can be used to adjust the output fall time. Connect the QOD pin directly to the output for a fastest fall time or leave it open for the slowest fall time.

The switch ON state is controlled by a digital input that can interface directly with low-voltage control signals. When power is first applied, a Smart Pull Down is used to keep the ON pin from floating until system sequencing is complete. Once the ON pin is deliberately driven high ($\geq V_{IH}$), the Smart Pull Down (R_{PD}) is disconnected to prevent unnecessary power loss.


The TPS22917 device is available in a small, leaded SOT-23 package (DBV) which allows visual inspection of solder joints. The device is characterized for operation over a temperature range of –40°C to +125°C.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
TPS22917	SOT-23 (6)	2.90 mm × 1.60 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Simplified Schematic



Copyright © 2018, Texas Instruments Incorporated



Table of Contents


1 Features	1	8.3 Feature Description.....	14
2 Applications	1	8.4 Full-Time Reverse Current Blocking	15
3 Description	1	8.5 Device Functional Modes.....	15
4 Revision History	2	9 Application and Implementation	16
5 Pin Configuration and Functions	3	9.1 Application Information.....	16
6 Specifications	4	9.2 Typical Application	16
6.1 Absolute Maximum Ratings	4	10 Power Supply Recommendations	18
6.2 ESD Ratings.....	4	11 Layout	19
6.3 Recommended Operating Conditions.....	4	11.1 Layout Guidelines	19
6.4 Thermal Information	4	11.2 Layout Example	19
6.5 Electrical Characteristics.....	5	11.3 Thermal Considerations	19
6.6 Switching Characteristics	6	12 Device and Documentation Support	20
6.7 Typical Characteristics.....	7	12.1 Receiving Notification of Documentation Updates	20
7 Parameter Measurement Information	12	12.2 Community Resources.....	20
7.1 Test Circuit and Timing Waveforms Diagrams	12	12.3 Trademarks	20
8 Detailed Description	13	12.4 Electrostatic Discharge Caution.....	20
8.1 Overview	13	12.5 Glossary	20
8.2 Functional Block Diagram	13	13 Mechanical, Packaging, and Orderable Information	20

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Original (September 2017) to Revision A	Page
• Changed product status from Advanced Information to Production Data	1

5 Pin Configuration and Functions



Pin Functions

PIN		I/O	DESCRIPTION
NO.	NAME		
1	VIN	I	Switch input.
2	GND	—	Device ground.
3	ON	I	Active high switch control input. Do not leave floating.
4	CT	O	Switch slew rate control. Connect capacitor from this pin to VIN to increase output slew rate and turn on time. Can be left floating for fastest timing.
5	QOD	O	Quick Output Discharge pin. This functionality can be enabled in one of three ways. - Placing an external resistor between VOUT and QOD - Tying QOD directly to VOUT and using the internal resistor value (R_{PD}) - Disabling QOD by leaving pin floating See the Fall Time (t_{FALL}) and Quick Output Discharge (QOD) section for more information.
6	VOUT	O	Switch output.

6 Specifications

6.1 Absolute Maximum Ratings

Over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
V _{IN}	Input voltage	−0.3	6	V
V _{OUT}	Output voltage	−0.3	6	V
V _{ON}	Enable voltage	−0.3	6	V
V _{QOD}	QOD pin voltage	−0.3	6	V
I _{MAX}	Maximum continuous switch current		2	A
I _{PLS}	Maximum pulsed switch current, pulse < 300-μs, 2% duty cycle		2.5	A
T _{J,MAX}	Maximum junction temperature		125	°C
T _{STG}	Storage temperature	−65	150	°C
T _{LEAD}	Maximum Lead temperature (10-s soldering time)		300	°C

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

		VALUE	UNIT
V _(ESD)	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000
		Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±500

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. Manufacturing with less than 500-V HBM is possible with the necessary precautions. Pins listed as ±2000 V may actually have higher performance.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process. Manufacturing with less than 250-V CDM is possible with the necessary precautions. Pins listed as ±500 V may actually have higher performance.

6.3 Recommended Operating Conditions

Over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
V _{IN}	Input voltage	1	5.5	V
V _{OUT}	Output voltage	0	5.5	V
V _{IH}	High-level input voltage, ON	1	5.5	V
V _{IL}	Low-level input voltage, ON	0	0.35	V
V _{QOD}	QOD Pin Voltage	0	5.5	V
V _{CT}	Timing Capacitor Voltage Rating	7		V

6.4 Thermal Information

Thermal Parameters ⁽¹⁾		TPS22917	UNIT
		DBV (SOT-23)	
		6 PINS	
θ _{JA}	Junction-to-ambient thermal resistance	183	°C/W
θ _{JCTop}	Junction-to-case (top) thermal resistance	152	°C/W
θ _{JB}	Junction-to-board thermal resistance	34	°C/W
ψ _{JT}	Junction-to-top characterization parameter	37	°C/W
ψ _{JB}	Junction-to-board characterization parameter	33	°C/W

- (1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

6.5 Electrical Characteristics

Unless otherwise noted, the specification in the following table applies for all variants over the entire recommended power supply voltage range of 1 V to 5.5 V. Typical Values are at 25°C.

PARAMETER		TEST CONDITIONS	T _J	MIN	TYP	MAX	UNIT
INPUT SUPPLY(V _{IN})							
I _{Q,VIN}	V _{IN} Quiescent current	V _{ON} ≥ V _{IH} , V _{OUT} = Open	−40°C to +85°C	0.5	1.0		μA
			−40°C to +125°C		1.2		μA
I _{SD,VIN}	V _{IN} Shutdown current	V _{ON} ≤ V _{IL} , V _{OUT} = GND	−40°C to +85°C	10	100		nA
			−40°C to +105°C		250		nA
ON-RESISTANCE(R _{ON})							
R _{ON}	ON-Resistance	I _{OUT} = 200 mA	V _{IN} = 5 V	25°C	80	100	mΩ
				−40°C to +85°C		120	
				−40°C to +105°C		130	
				−40°C to +125°C		140	
			V _{IN} = 3.6 V	25°C	90	110	
				−40°C to +85°C		140	
				−40°C to +105°C		150	
				−40°C to +125°C		160	
			V _{IN} = 1.8 V	25°C	120	150	
				−40°C to +85°C		175	
				−40°C to +105°C		185	
				−40°C to +125°C		200	
			V _{IN} = 1.2 V	25°C	170	220	
				−40°C to +85°C		265	
				−40°C to +105°C		280	
				−40°C to +125°C		300	
			V _{IN} = 1.0 V	25°C	220	300	
				−40°C to +85°C		350	
				−40°C to +105°C		370	
				−40°C to +125°C		390	
ENABLE PIN(ON)							
I _{ON}	ON Pin leakage	V _{ON} ≥ V _{IH}	−40°C to +125°C	−10		10	nA
R _{PD}	Smart Pull Down Resistance	V _{ON} ≤ V _{IL}	−40°C to +105°C		750		kΩ
REVERSE CURRENT BLOCKING(RCB)							
I _{RCB}	RCB Activation Current	V _{ON} ≥ V _{IH} , V _{OUT} > V _{IN}	−40°C to +125°C	−0.5	−1		A
t _{RCB}	RCB Activation time	V _{ON} ≥ V _{IH} , V _{OUT} > V _{IN} + 200mV	−40°C to +125°C		10		μs
V _{RCB}	RCB Release Voltage	V _{ON} ≥ V _{IH} , V _{OUT} > V _{IN}	−40°C to +125°C		25		mV
I _{IN,RCB}	VIN Reverse Leakage Current	0 V ≤ V _{IN} + V _{RCB} ≤ V _{OUT} ≤ 5.5 V	−40°C to +105°C	−1			μA
QUICK OUTPUT DISCHARGE(QOD)							
QOD	Output discharge resistance	V _{ON} ≤ V _{IL}	−40°C to +105°C		150		Ω

6.6 Switching Characteristics

Unless otherwise noted, the typical characteristics in the following table applies over the entire recommended power supply voltage range of 1 V to 5.5 V at 25°C with a load of $C_L = 1\ \mu\text{F}$, $R_L = 10\ \Omega$

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
t_{ON}	Turn ON Time	$V_{IN} = 5.0\ \text{V}$ $C_T = \text{Open}$		100		μs
		$C_T \geq 100\ \text{pF}$		4		$\mu\text{s/pF}$
	$V_{IN} = 3.6\ \text{V}$	$C_T = \text{Open}$		120		μs
		$C_T \geq 100\ \text{pF}$		3.8		$\mu\text{s/pF}$
	$V_{IN} = 1.8\ \text{V}$	$C_T = \text{Open}$		200		μs
		$C_T \geq 100\ \text{pF}$		3.6		$\mu\text{s/pF}$
	$V_{IN} = 1.2\ \text{V}$	$C_T = \text{Open}$		300		μs
		$C_T \geq 200\ \text{pF}$		3.4		$\mu\text{s/pF}$
	$V_{IN} = 1.0\ \text{V}$	$C_T = \text{Open}$		400		μs
		$C_T \geq 400\ \text{pF}$		3		$\mu\text{s/pF}$
t_R	Output Rise Time	$V_{IN} = 5.0\ \text{V}$ $C_T = \text{Open}$		55		μs
		$C_T \geq 100\ \text{pF}$		1.8		$\mu\text{s/pF}$
	$V_{IN} = 3.6\ \text{V}$	$C_T = \text{Open}$		65		μs
		$C_T \geq 100\ \text{pF}$		1.6		$\mu\text{s/pF}$
	$V_{IN} = 1.8\ \text{V}$	$C_T = \text{Open}$		100		μs
		$C_T \geq 100\ \text{pF}$		1.2		$\mu\text{s/pF}$
	$V_{IN} = 1.2\ \text{V}$	$C_T = \text{Open}$		150		μs
		$C_T \geq 200\ \text{pF}$		0.95		$\mu\text{s/pF}$
	$V_{IN} = 1.0\ \text{V}$	$C_T = \text{Open}$		200		μs
		$C_T \geq 400\ \text{pF}$		0.6		$\mu\text{s/pF}$
SR_{ON}	Turn ON Slew Rate ⁽¹⁾	$V_{IN} = 5.0\ \text{V}$ $C_T = \text{Open}$		72		$\text{mV}/\mu\text{s}$
		$C_T \geq 100\ \text{pF}$		2300		$(\text{mV}/\mu\text{s}) \cdot \text{pF}$
	$V_{IN} = 3.6\ \text{V}$	$C_T = \text{Open}$		44		$\text{mV}/\mu\text{s}$
		$C_T \geq 100\ \text{pF}$		1900		$(\text{mV}/\mu\text{s}) \cdot \text{pF}$
	$V_{IN} = 1.8\ \text{V}$	$C_T = \text{Open}$		14		$\text{mV}/\mu\text{s}$
		$C_T \geq 100\ \text{pF}$		1100		$(\text{mV}/\mu\text{s}) \cdot \text{pF}$
	$V_{IN} = 1.2\ \text{V}$	$C_T = \text{Open}$		6.2		$\text{mV}/\mu\text{s}$
		$C_T \geq 200\ \text{pF}$		1000		$(\text{mV}/\mu\text{s}) \cdot \text{pF}$
	$V_{IN} = 1.0\ \text{V}$	$C_T = \text{Open}$		3.9		$\text{mV}/\mu\text{s}$
		$C_T \geq 400\ \text{pF}$		1100		$(\text{mV}/\mu\text{s}) \cdot \text{pF}$
t_{OFF}	Turn OFF Time			10		μs
t_{FALL}	Output Fall Time ⁽²⁾	$R_L = 10\ \Omega$ $C_L = 1\ \mu\text{F}$, $R_{QOD} = \text{Short}$		22		μs
		$R_L = \text{Open}$ $C_L = 10\ \mu\text{F}$, $R_{QOD} = \text{Short}$		3.8		ms
		$R_L = \text{Open}$ $C_L = 10\ \mu\text{F}$, $R_{QOD} = 100\ \Omega$		5.9		ms
		$R_L = \text{Open}$ $C_L = 220\ \mu\text{F}$, $R_{QOD} = \text{Short}$		72		ms

(1) SR_{ON} is the fastest Slew Rate during the turn on time (t_{ON})

(2) Output may not discharge completely if QOD is not connected to VOUT.

6.7 Typical Characteristics

6.7.1 Typical Electrical Characteristics

The typical characteristics curves in this section apply at 25°C unless otherwise noted.




Figure 1. Shutdown Current (I_{SD})




Figure 2. Quiescent Current (I_Q)




Figure 3. ON-Resistance (R_{ON})




Figure 4. Quick Output Discharge (QOD)




Figure 5. ON Pin Threshold




Figure 6. ON Pin Smart Pull Down (R_{PD})

6.7.2 Typical Switching Characteristics

The typical data in this section apply at 25°C with a load of $C_L = 1\ \mu\text{F}$, $R_L = 10\ \Omega$, and QOD shorted to VOUT unless otherwise noted.




Figure 7. Turn On Time (CT = Open)




Figure 8. Turn On at 5 V (CT = Open)




Figure 9. Rise Time (CT = Open)




Figure 10. Turn On at 3.6 V (CT = Open)




Figure 11. Slew Rate (CT = Open)




Figure 12. Turn On at 1 V (CT = Open)

Typical Switching Characteristics (continued)

The typical data in this section apply at 25°C with a load of $C_L = 1\ \mu\text{F}$, $R_L = 10\ \Omega$, and QOD shorted to VOUT unless otherwise noted.




Figure 13. Turn On Time (CT = 1000 pF)




Figure 14. Turn On at 5 V (CT = 1000 pF)




Figure 15. Rise Time (CT = 1000 pF)



Figure 16. Turn On at 3.6 V (CT = 1000 pF)




Figure 17. Slow Slew Rate (CT = 1000 pF)










Figure 18. Turn On at 1 V (CT = 1000 pF)

Typical Switching Characteristics (continued)

The typical data in this section apply at 25°C with a load of $C_L = 1\ \mu\text{F}$, $R_L = 10\ \Omega$, and QOD shorted to VOUT unless otherwise noted.


 $R_L = 10\ \Omega$
Figure 19. Turn On vs Load Capacitance (CT = 10000 pF)

 $C_L = 47\ \mu\text{F}$
Figure 20. Turn On vs Load Resistance (CT = 10000 pF)

 $R_L = 10\ \Omega$
Figure 21. Rise Time vs Load Capacitance (CT = 10000 pF)

 $C_L = 47\ \mu\text{F}$
Figure 22. Rise Time vs Load Resistance (CT = 10000 pF)

 $R_L = 10\ \Omega$
Figure 23. Slew Rate vs Load Capacitance (CT = 10000 pF)

 $C_L = 47\ \mu\text{F}$
Figure 24. Slew Rate vs Load Resistance (CT = 10000 pF)

Typical Switching Characteristics (continued)

The typical data in this section apply at 25°C with a load of $C_L = 1\ \mu\text{F}$, $R_L = 10\ \Omega$, and QOD shorted to VOUT unless otherwise noted.






Figure 25. Turn Off at 3.6 V




$R_L = \text{Open}$ $C_L = 47\ \mu\text{F}$

Figure 26. Turn Off at 3.6 V (Open Load)



$V_{IN} = 1\ \text{V to } 5.5\ \text{V}$


Figure 27. Turn Off Time



$V_{IN} = 1\ \text{V to } 5.5\ \text{V}$


$R_L = \text{Open}$

Figure 28. Turn Off Time (Open Load)



$V_{IN} = 1\ \text{V to } 5.5\ \text{V}$

Figure 29. Fall Time




$V_{IN} = 1\ \text{V to } 5.5\ \text{V}$

$R_L = \text{Open}$

Figure 30. Fall Time (Open Load)

7 Parameter Measurement Information

7.1 Test Circuit and Timing Waveforms Diagrams



Copyright © 2018, Texas Instruments Incorporated

- (1) Rise and fall times of the control signal are 100 ns
- (2) Turn-off times and fall times are dependent on the time constant at the load. For TPS22917, the internal pull-down resistance QOD is enabled when the switch is disabled. The time constant is $(R_{QOD} + QOD \parallel R_L) \times C_L$.

Figure 31. Test Circuit




Figure 32. Timing Waveforms


8 Detailed Description

8.1 Overview

The TPS22917 device is a 5.5-V, 2-A load switch in a 6-pin SOT-23 package. To reduce voltage drop for low voltage and high current rails, the device implements a low resistance P-channel MOSFET which reduces the drop out voltage across the device.

The TPS22917 device has a configurable slew rate which helps reduce or eliminate power supply droop because of large inrush currents. Furthermore, the device features a QOD pin, which allows the configuration of the discharge rate of VOUT once the switch is disabled. During shutdown, the device has very low leakage currents, thereby reducing unnecessary leakages for downstream modules during standby. Integrated control logic, driver, charge pump, and output discharge FET eliminates the need for any external components which reduces solution size and bill of materials (BOM) count.

8.2 Functional Block Diagram



8.3 Feature Description

8.3.1 On and Off Control

The ON pin controls the state of the switch. The ON pin is compatible with standard GPIO logic threshold so it can be used in a wide variety of applications. When power is first applied to VIN, a Smart Pull Down is used to keep the ON pin from floating until system sequencing is complete. Once the ON pin is deliberately driven high ($\geq V_{IH}$), the Smart Pull Down is disconnected to prevent unnecessary power loss. [Table 1](#) shown then the ON Pin Smart Pull Down is active.

Table 1. Smart-ON Pull Down

VON	Pull Down
$\leq V_{IL}$	Connected
$\geq V_{IH}$	Disconnected

8.3.2 Turn On Time (t_{ON}) and Adjustable Slew Rate (CT)

A capacitor to VIN on the CT pin sets the slew rate of V_{OUT} . The CT capacitor voltage will ramp until shortly after the switch is turned on and V_{OUT} becomes stable.

Leaving the CT pin open will result in the highest slew rate and fastest turn on time. These values can be found in the Switching Characteristics Table. For slower slew rates the required CT capacitor can be found using [Equation 1](#):

$$CT = (\text{Slew Rate}) \div SR_{ON}$$

where

- Slew Rate = Desired slew rate (mV/us)
- CT = The capacitance value on the CT pin (pF)
- SR_{ON} = Slew Rate Constant from Table ((mV/ μ s) $\times$ pF) (1)

The total turn on time has a direct correlation to the output slew rate. The fastest turn on times (t_{ON}), with CT pin open, can be found in the [Switching Characteristics](#). For slower slew rates, the resulting turn on time can be found with [Equation 2](#):

$$\text{Turn On time} = CT \times t_{ON}$$

where

- Turn On Time = Total Time from Enable until V_{OUT} rises to 90% of V_{IN} (μ s)
- CT = The capacitance value on the CT pin (pF)
- t_{ON} = Turn On Time Constant (μ s/pF) (2)

8.3.3 Fall Time (t_{FALL}) and Quick Output Discharge (QOD)

The TPS22917 device includes a QOD pin that can be configured in one of three ways:

- QOD pin shorted to VOUT pin. Using this method, the discharge rate after the switch becomes disabled is controlled with the value of the internal resistance QOD.
- QOD pin connected to VOUT pin using an external resistor R_{QOD} . After the switch becomes disabled, the discharge rate is controlled by the value of the total discharge resistance. To adjust the total discharge resistance, [Equation 3](#) can be used:

$$R_{DIS} = QOD + R_{QOD}$$

Where:

- R_{DIS} = Total output discharge resistance (Ω)
- QOD = Internal pulldown resistance (Ω)
- R_{QOD} = External resistance placed between the VOUT and QOD pins (Ω) (3)
- QOD pin is unused and left floating. Using this method, there will be no quick output discharge functionality, and the output will remain floating after the switch is disabled.

The fall times of the device depend on many factors including the total discharge resistance (R_{DIS}) and the output capacitance (C_L). To calculate the approximate fall time of V_{OUT} use [Equation 4](#).

$$t_{FALL} = 2.2 \times (R_{DIS} \parallel R_L) \times C_L$$

Where:

- t_{FALL} = Output Fall Time from 90% to 10% (μs)
 - R_{DIS} = Total QOD + R_{QOD} Resistance (Ω)
 - R_{L} = Output Load Resistance (Ω)
 - C_{L} = Output Load Capacitance (μF)
- (4)

8.3.3.1 QOD when System Power is Removed

The adjustable QOD can be used to control the power down sequencing of a system even when the system power supply is removed. When the power is removed, the input capacitor discharges at V_{IN} . Past a certain V_{IN} level, the strength of the R_{PD} will be reduced. If there is still remaining charge on the output capacitor, this will result in longer fall times. For further information regarding this condition, see the [Setting Fall Time for Shutdown Power Sequencing](#) section.

8.4 Full-Time Reverse Current Blocking

In a scenario where the device is enabled and V_{OUT} is greater than V_{IN} there is potential for reverse current to flow through the pass FET or the body diode. When the reverse current threshold (I_{RCB}) is exceeded, the switch is disabled within t_{RCB} . The Switch will remain off and block reverse current as long as the reverse voltage condition exists. Once V_{OUT} has dropped below the V_{RCB} release threshold the device will turn back on with slew rate control.

8.5 Device Functional Modes

[Table 2](#) describes the connection of the VOUT pin depending on the state of the ON pin as well as the various QOD pin configurations.

Table 2. VOUT Connection

ON	QOD CONFIGURATION	TPS22917 VOUT
L	QOD pin connected to VOUT with R_{QOD}	GND (via QOD + R_{QOD})
L	QOD pin tied to VOUT directly	GND (via QOD)
L	QOD pin left open	Floating
H	N/A	VIN

9 Application and Implementation

NOTE


Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

This section highlights some of the design considerations when implementing this device in various applications.

9.2 Typical Application

This typical application demonstrates how the TPS22917 device can be used to power downstream modules.



Copyright © 2018, Texas Instruments Incorporated

Figure 33. Typical Application Schematic

9.2.1 Design Requirements

For this design example, use the values listed in [Table 3](#) as the design parameters:

Table 3. Design Parameters

DESIGN PARAMETER	EXAMPLE VALUE
Input Voltage (V_{IN})	3.6 V
Load Current / Resistance (R_L)	1 k Ω
Load Capacitance (C_L)	47 μ F
Minimum Fall Time (t_F)	40 ms
Maximum Inrush Current (I_{RUSH})	150 mA

9.2.2 Detailed Design Procedure

9.2.2.1 Limiting Inrush Current

Use Equation 5 to find the maximum slew rate value to limit inrush current for a given capacitance:

$$(\text{Slew Rate}) = I_{\text{RUSH}} \div C_L$$

where

- I_{INRUSH} = maximum acceptable inrush current (mA)
- C_L = capacitance on VOUT (μF)
- Slew Rate = Output Slew Rate during turn on ($\text{mV}/\mu\text{s}$)

(5)

Once the required slew rate shown in Equation 1 can be used to find the minimum CT capacitance

$$CT = SR_{\text{ON}} \div (\text{Slew Rate})$$

(6)

$$CT = 1900 \div 3.2 = 594 \text{ pF}$$

(7)

To ensure an inrush current of less than 150 mA, choose a CT value greater than 594 pF. An appropriate value should be placed on such that the I_{MAX} and I_{PLS} specifications of the device are not violated.

9.2.2.2 Application Curves




Figure 34. Inrush Current (CT = 470 pF)




Figure 35. Inrush Current (CT = 1000 pF)

9.2.2.3 Setting Fall Time for Shutdown Power Sequencing

Microcontrollers and processors often have a specific shutdown sequence in which power must be removed. Using the adjustable Quick Output Discharge function of the TPS22917, adding a load switch to each power rail can be used to manage the power down sequencing. To determine the QOD values for each load switch, first confirm the power down order of the device you wish to power sequence. Be sure to check if there are voltage or timing margins that must be maintained during power down.

Once the required fall time is determined, the maximum external discharge resistance (R_{DIS}) value can be found using Equation 4:

$$t_{\text{FALL}} = 2.2 \times (R_{\text{DIS}} \parallel R_L) \times C_L$$

(8)

$$R_{\text{DIS}} = 630 \Omega$$

(9)

Equation 3 can then be used to calculate the R_{QOD} resistance needed to achieve a particular discharge value:

$$R_{\text{DIS}} = QOD + R_{\text{QOD}}$$



(10)

$$R_{\text{QOD}} = 480 \Omega$$

(11)

To ensure a fall time greater than, choose an R_{QOD} value greater than 480 Ω .

9.2.2.4 Application Curves



10 Power Supply Recommendations

The device is designed to operate with a V_{IN} range of 1 V to 5.5 V. The V_{IN} power supply must be well regulated and placed as close to the device terminal as possible. The power supply must be able to withstand all transient load current steps. In most situations, using an input capacitance (C_{IN}) of 1 μF is sufficient to prevent the supply voltage from dipping when the switch is turned on. In cases where the power supply is slow to respond to a large transient current or large load current step, additional bulk capacitance may be required on the input.

11 Layout

11.1 Layout Guidelines

For best performance, all traces must be as short as possible. To be most effective, the input and output capacitors must be placed close to the device to minimize the effects that parasitic trace inductances may have on normal operation. Using wide traces for VIN, VOUT, and GND helps minimize the parasitic electrical effects.

11.2 Layout Example




Figure 38. Recommended Board Layout

11.3 Thermal Considerations

The maximum IC junction temperature should be restricted to 125°C under normal operating conditions. To calculate the maximum allowable dissipation, $P_{D(MAX)}$ for a given output current and ambient temperature, use Equation 12:

$$P_{D(MAX)} = \frac{T_{J(MAX)} - T_A}{\theta_{JA}}$$

where

- $P_{D(MAX)}$ = maximum allowable power dissipation
 - $T_{J(MAX)}$ = maximum allowable junction temperature (125°C for the TPS22917)
 - T_A = ambient temperature of the device
 - θ_{JA} = junction to air thermal impedance. Refer to the table. This parameter is highly dependent upon board layout.
- (12)

12 Device and Documentation Support

12.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

12.2 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

TI E2E™ Online Community *TI's Engineer-to-Engineer (E2E) Community*. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

12.3 Trademarks

E2E is a trademark of Texas Instruments.
All other trademarks are the property of their respective owners.

12.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

12.5 Glossary

[SLYZ022](#) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TPS22917DBVR	ACTIVE	SOT-23	DBV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	1IAF	Samples
TPS22917DBVT	ACTIVE	SOT-23	DBV	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	1IAF	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.


(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS22917DBVR	SOT-23	DBV	6	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS22917DBVT	SOT-23	DBV	6	250	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3

TAPE AND REEL BOX DIMENSIONS




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS22917DBVR	SOT-23	DBV	6	3000	210.0	185.0	35.0
TPS22917DBVT	SOT-23	DBV	6	250	210.0	185.0	35.0

DBV (R-PDSO-G6)


PLASTIC SMALL-OUTLINE PACKAGE



- NOTES:
- A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
 - D. Leads 1,2,3 may be wider than leads 4,5,6 for package orientation.
 - E. Falls within JEDEC MO-178 Variation AB, except minimum lead width.

DBV (R-PDSO-G6)

PLASTIC SMALL OUTLINE



- NOTES:
- A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
 - D. Publication IPC-7351 is recommended for alternate designs.
 - E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.

IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (<http://www.ti.com/sc/docs/stdterms.htm>) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.