MOS INTEGRATED CIRCUIT $\mu PD6345$

8 BIT SERIAL IN/PARALLEL OUT DRIVER

The μ PD6345 is a monolithic Bi-CMOS integrated Circuit designed to drive LED, Solenoid and Relay.

This device consists of an 8-bit shift register, latch and buffer with high voltage N-P-N Transistors (Open Collector). Data is serially loaded into shift register on the positive-going transition of the clock. Parallel data is transferred to the output buffers through the 8-bit latch while the latch enable input is high and latched when the latch enable is low. When the output enable input is low, all outputs are off (High Impedance).

FEATURES

NEC

- High Speed Serially-shifted Data Input.
- Latches on all driver Outputs.
- 40 V Output Voltage Rating.
- 60 mA Output Sink Current.
- Built in power supply voltage detection circuit.
- Capable of connection to cascade additional device.
- Wide Operating Temperature Range: -40 to +85 °C
- Bi-CMOS STRUCTURE

ORDERING INFORMATION

Part Number	Package		
μPD6345C	16 Pin Plastic DIP (300 mil)		
μPD6345GS	16 Pin Plastic SOP (300 mil)		

PIN CONFIGURATION (Top View)



PIN IDENTIFICATION

Pin No.	Symbol	Pin name	Input/Output	Function
1	GND	Ground	_	Connection to Ground (GND) of system.
2	EN	Output Enable	Input	When this pin is low or open, all outputs are OFF, and data is output during high.
3	LAT	Latch Enable	Input	When this pin is low or open, data is latched and data is through to output during high.
4	SO	Serial data Output	Output	Serial data is output on positive-going transition of the clock. In case of connection to cascade additional device (μ PD6345), this pin will be connected to SIN terminal of additional device.
5 to 12	\overline{O}_8 to \overline{O}_1	Driver Output	Output	High Voltage and Current Driver Outputs.
13	SIN	Serial data Input	Input	Data is loaded to shift register on positive-going transition.
14	SCK	Clock	Input	Data of SIN is loaded to shift register on positive-going transition of SCK. Also, serial data is output from SO on positive-going transition of SCK.
15	RES	Reset	Input	When this pin is low or open, data of shift register is all cleared, and this device operate normally during high.
16	Vdd	Power Supply	_	Normally supply 5 V.

BLOCK DIAGRAM



TRUTH TABLE

SCK	EN	RES	LAT	SIN	OUT		SO*1	Note
	LIN	KL0	LAI	SIN	\overline{O}_1	Ōn	30	Note
	Н	Н	н	L	High Impedance	On – 1	S7	SCK = CLOCK EN = Output Enable
	Н	Н	н	Н	L	On – 1	S7	RES= Reset LAT= Latch Enable
	Н	Н	L*2	*	NO CHANGE	NO CHANGE	S7	SIN = Serial data Input OUT = Driver Output
	L	Н	*	*	High Impedance	High Impedance	S7	SO = Serial data Output * = H or L H = High level
<u> </u>	*	*	*	*	NO CHANGE	NO CHANGE	S8	L = Low level
*	*	L	н	*	High Impedance	High Impedance	L	
*	Н		L	*	NO CHANGE	NO CHANGE	L	

^{*1)} Seventh data S₇ of shift register is loaded to eighth data S₈ on positive-going transition of clock, and is output to Serial data Output pin.

*2) Shift register operates normally.

TIMING CHART



ABSOLUTE MAXIMUM RATINGS (Ta = 25 °C \pm 2 °C)

Supply Voltage	Vdd	-0.3 to 7.0	V
Input Voltage	Vin	-0.3 to VDD + 0.3	V
Input Current	Vin	±10	mA
Logic Output Voltage	Vso1	-0.3 to VDD + 0.3	V
Driver Output Voltage	Vout2	-0.3 to 40	V
Driver Output Current	Ιουτ	100	mA
Logic Output Current	lso	+10	mA
Logic Output Outrent	130	-5	ША
Power Dissipation	PD	850 (DIP), 800 (SOP)	mW
Operating Temperature	Topt	-40 to + 85	°C
Storage Temperature	Tstg	–55 to +150	°C

RECOMMENDED OPERATING CONDITIONS

ITEM	SYMBOL	MIN.	TYP.	MAX.	UNIT
Operating Temperature	Topt	-40		+85	°C
Supply Voltage	Vdd	4.0	5.0	6.0	V
Input Voltage	Vin	0		Vdd	V
High Level Input Voltage	Vih	0.7 Vdd		Vdd	V
Low Level Input Voltage	VIL	0		0.2 Vdd	V
Clock Frequency	fscк			8	MHz
Driver Output Voltage	Vout	0		38	V

ELECTRICAL CHARACTERISTICS (RH \leq 70 %, Vss = 0 V)

ITEM	SYMBOL		CONDITION	Ta	a = 25 °	°C	Ta = -	40 to +	+85 °C	UNIT
	STMBOL	Vdd (V)		MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	
High Level Input Voltage	VIH	5.0		3.5	2.4		3.5			V
righ Level input voltage	VIH	6.0		4.2			4.2			v
Low Level Input Voltage	VIL	5.0			1.7	1.0			1.0	V
	VIL	6.0				1.2			1.2	v
High Level Input Current	Ін	6.0	Vin = Vdd		100	300			300	μA
Low Level Input Current	lı∟	6.0	VIN = VSS		0.03	0.3			1	μA
High Level Output Voltage 1	Vsoh1	5.0	Isoн = -250 µА	3.6			3.6			v
		6.0	Isoн = -300 µА	4.3			4.3			
High Level Output Voltage 2	Vsoh2	5.0	Isoн = -10 µА	4.0			4.0			- V
	030112	6.0	136H = 10 µK	5.0			5.0			
High Level Output Voltage 3	Vsoнз	5.0	Isoн = -1 <i>µ</i> А	3.3			3.3			v
	030113	6.0	1301 – 1 µ/	4.0			4.0			v
Low Level Output Voltage	Vsol -	5.0	Isol = 8 μA						0.6	v
	VSOL	6.0	130L - 0 µr						0.5	, v
Low Level Output Voltage (Driver)	Vout(L)	5.0	Ιουτ = 60 μΑ		0.45	0.8			1.0	V
High Level Output Leakage Current	Іонь	5.0				10			10	μA
Supply Current	IDD1	5.0	$\overline{O}_1 - \overline{O}_8$		0.25	0.5			1.0	mA
	DD2	5.0			23	35			40	
Input Capacitance	CIN	_			6	15			15	pF

SWITCHING CHARACTERISTICS

$(T_a = 25 \ ^{\circ}C, V_{DD} = 5 \ V, C_L = 15 \ pF, R \ (\overline{O_n}) = 300 \ \Omega, V_{OUT} = 12 \ V, t_r = t_f = 6 \ ns)$

ITEM	SYMBOL	CONDITION	MIN.	TYP.	MAX.	UNIT
	tPLH1	$SCK \to SO \text{ (High Level)}$	20		100	ns
	tPLH2	$SCK \rightarrow Driver Output (High Level)$	20		1	μs
	tPHL1	$SCK \to SO \text{ (Low Level)}$			100	ns
Propagation Delay Time	tPHL2	SCK \rightarrow Driver Output (Low Level)			1	μs
	tphl3	$RESET \to SO$			100	ns
	tphl/plh4	Output Enable \rightarrow Driver Output			1	μs
	tphl/plh5	Latch Enable \rightarrow Driver Output			1	μs
Clock Transition Time	tr tf	SCK		70		μs
Maximum Clock Frequency	fmax			13	8	MHz
Minimum Data Setup Time	t SETUP		20	10		ns
Minimum Data Hold Time	t HOLD		20	10		ns
Minimum Reset Pulse Width	PWRESET		62.5	10		ns
Minimum Output Enable Pulse Width	PWENABLE		1	0.55		μs
Minimum Latch Enable Pulse Width	PWLATCH		62.5	38		ns
Clock Pulse Width	РWscк			38	62.5	ns

TIMING WAVEFORMS



TYPICAL CHARACTERISTICS (Ta = 25 °C)

DRIVER OUTPUT CHARACTERISTICS





9

SUPPLY CURRENT CHARACTERISTICS (8 Outputs is all ON, No load)





PACKAGE POWER DISSIPATION CHARACTERISTICS





11

APPLICATION CIRCUIT

(1) Driving of Solenoid



(2) Driving of Solenoid for High Current



(2) Driving of LED



16PIN PLASTIC DIP (300 mil)







NOTES

- 1) Each lead centerline is located within 0.25 mm (0.01 inch) of its true position (T.P.) at maximum material condition.
- 2) Item "K" to center of leads when formed parallel.

ITEM	MILLIMETERS	INCHES
А	20.32 MAX.	0.800 MAX.
В	1.27 MAX.	0.050 MAX.
С	2.54 (T.P.)	0.100 (T.P.)
D	0.50±0.10	$0.020^{+0.004}_{-0.005}$
F	1.2 MIN.	0.047 MIN.
G	3.5±0.3	0.138 ± 0.012
Н	0.51 MIN.	0.020 MIN.
I	4.31 MAX.	0.170 MAX.
J	5.08 MAX.	0.200 MAX.
К	7.62 (T.P.)	0.300 (T.P.)
L	6.4	0.252
М	$0.25^{+0.10}_{-0.05}$	$0.010^{+0.004}_{-0.003}$
N	0.25	0.01
Р	1.0 MIN.	0.039 MIN.
R	0~15°	0~15°
	Dr	16C 100 200A C 1

P16C-100-300A,C-1

16 PIN PLASTIC SOP (300 mil)



detail of lead end





NOTE

Each lead centerline is located within 0.12 mm (0.005 inch) of its true position (T.P.) at maximum material condition.

ITEM	MILLIMETERS	INCHES
А	10.46 MAX.	0.412 MAX.
В	0.78 MAX.	0.031 MAX.
С	1.27 (T.P.)	0.050 (T.P.)
D	$0.40^{+0.10}_{-0.05}$	$0.016^{+0.004}_{-0.003}$
Е	0.1±0.1	0.004±0.004
F	1.8 MAX.	0.071 MAX.
G	1.55	0.061
Н	7.7±0.3	0.303±0.012
I	5.6	0.220
J	1.1	0.043
к	$0.20^{+0.10}_{-0.05}$	$0.008^{+0.004}_{-0.002}$
L	0.6±0.2	$0.024^{+0.008}_{-0.009}$
М	0.12	0.005
Ν	0.10	0.004
Ρ	$3^{\circ}^{+7^{\circ}}_{-3^{\circ}}$	$3^{\circ}^{+7^{\circ}}_{-3^{\circ}}$
		P16GM-50-300B-

[MEMO]

No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Corporation. NEC Corporation assumes no responsibility for any errors which may appear in this document.

NEC Corporation does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from use of a device described herein or any other liability arising from use of such device. No license, either express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC Corporation or others.

While NEC Corporation has been making continuous effort to enhance the reliability of its semiconductor devices, the possibility of defects cannot be eliminated entirely. To minimize risks of damage or injury to persons or property arising from a defect in an NEC semiconductor device, customers must incorporate sufficient safety measures in its design, such as redundancy, fire-containment, and anti-failure features.

NEC devices are classified into the following three quality grades:

"Standard", "Special", and "Specific". The Specific quality grade applies only to devices developed based on a customer designated "quality assurance program" for a specific application. The recommended applications of a device depend on its quality grade, as indicated below. Customers must check the quality grade of each device before using it in a particular application.

- Standard: Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots
- Special: Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support)
- Specific: Aircrafts, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems or medical equipment for life support, etc.

The quality grade of NEC devices is "Standard" unless otherwise specified in NEC's Data Sheets or Data Books. If customers intend to use NEC devices for applications other than those specified for Standard quality grade, they should contact an NEC sales representative in advance.

Anti-radioactive design is not implemented in this product.