



# element<sub>14</sub>

**EN** - For pricing and availability in your local country please visit one of the below links:

**DE** - Informationen zu Preisen und Verfügbarkeit in Ihrem Land erhalten Sie über die unten aufgeführten Links:

FR - Pour connaître les tarifs et la disponibilité dans votre pays, cliquez sur l'un des liens suivants:

FDW2520C

### ΕN

This Datasheet is presented by the manufacturer

### DE

Dieses Datenblatt wird vom Hersteller bereitgestellt

### FR

Cette fiche technique est présentée par le fabricant



# **FDW2520C**

# **Complementary PowerTrench® MOSFET**

### **General Description**

This complementary MOSFET device is produced using Fairchild's advanced PowerTrench process that has been especially tailored to minimize the on-state resistance and yet maintain low gate charge for superior switching performance.

### **Applications**

- DC/DC conversion
- · Power management
- Load switch

### **Features**


Q1: N-Channel


6 A, 20 V.  $R_{DS(ON)} = 18 \ m\Omega \ @ \ V_{GS} = 4.5 \ V$   $R_{DS(ON)} = 28 \ m\Omega \ @ \ V_{GS} = 2.5 \ V$ 

Q2: P-Channel

–4.4A, 20 V.  $R_{DS(ON)} = 35~m\Omega @V_{GS} = -4.5~V$   $R_{DS(ON)} = 57~m\Omega @V_{GS} = -2.5~V$ 

- $\bullet \qquad \text{High performance trench technology for extremely} \\ \text{low $R_{DS(ON)}$}$
- Low profile TSSOP-8 package





# Absolute Maximum Ratings T<sub>A</sub> = 25°C unless otherwise noted

| Symbol           | Parameter  | Q1    | Q2     | Units |
|------------------|--|-------|--------|-------|
| V <sub>DSS</sub> | Drain-Source Voltage                             | 20    | -20    | V     |
| V <sub>GSS</sub> | Gate-Source Voltage                              | ±12   | ±12    | V     |
| I <sub>D</sub>   | Drain Current - Continuous (Note 1a)             | 6     | -4.4   | Α     |
|                  | - Pulsed   | 30    | -30    |       |
| P <sub>D</sub>   | Power Dissipation (Note 1a)                      | 1     | .0     | W     |
|                  | (Note 1b)  | C     | 0.6    |       |
| $T_J, T_{STG}$   | Operating and Storage Junction Temperature Range | –55 t | o +150 | °C    |

### **Thermal Characteristics**

| $R_{\theta JA}$ | Thermal Resistance, Junction-to-Ambient | (Note 1a) | 125 | °C/W |
|-----------------|---|-----------|-----|------|
|                 |   | (Note 1b) | 208 |      |

**Package Marking and Ordering Information** 

| Device Marking | Device   | Reel Size | Tape width | Quantity   |
|----------------|----------|-----------|------------|------------|
| 2520C          | FDW2520C | 13"       | 12mm       | 2500 units |

| Symbol                                | Parameter   | Test Conditions  | Туре     | Min         | Тур            | Max                  | Units |
|---------------------------------------|---|--|----------|-------------|----------------|----------------------|-------|
| Off Char                              | acteristics                                       |  |          |             |                |                      |       |
| BV <sub>DSS</sub>                     | Drain-Source Breakdown<br>Voltage                 | $V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$<br>$V_{GS} = 0 \text{ V}, I_D = -250 \mu\text{A}$  | Q1<br>Q2 | 20<br>–20   |                |                      | V     |
| ΔBV <sub>DSS</sub><br>ΔΤ <sub>J</sub> | Breakdown Voltage<br>Temperature Coefficient      | I <sub>D</sub> = 250 μA, Referenced to 25°C<br>I <sub>D</sub> = –250 μA, Referenced to 25°C  | Q1<br>Q2 |             | 14<br>–17      |                      | mV/°C |
| I <sub>DSS</sub>                      | Zero Gate Voltage Drain<br>Current                | V <sub>DS</sub> = 16 V, V <sub>GS</sub> = 0 V<br>V <sub>DS</sub> = -16 V, V <sub>GS</sub> = 0 V  | Q1<br>Q2 |             |                | 1<br>–1              | μА    |
| I <sub>GSS</sub>                      | Gate-Body Leakage                                 | $V_{GS} = \pm 12 \text{ V}, V_{DS} = 0 \text{ V}$<br>$V_{GS} = \pm 12 \text{ V}, V_{DS} = 0 \text{ V}$   | Q1<br>Q2 |             |                | <u>+</u> 100<br>+100 | nA    |
| On Char                               | acteristics (Note 2)                              | ,  |          |             |                |                      |       |
| V <sub>GS(th)</sub>                   | Gate Threshold Voltage                            | $V_{DS} = V_{GS}, I_D = 250 \mu A$<br>$V_{DS} = V_{GS}, I_D = -250 \mu A$  | Q1<br>Q2 | 0.4<br>-0.4 | 1.0<br>-1.0    | 1.5<br>-1.5          | V     |
| $\Delta V_{GS(th)} \over \Delta T_J$  | Gate Threshold Voltage<br>Temperature Coefficient | $I_D$ = 250 μA, Referenced to 25°C<br>$I_D$ = -250 μA, Referenced to 25°C  | Q1<br>Q2 |             | -3.3<br>3.1    |                      | mV/°C |
| R <sub>DS(on)</sub>                   | Static Drain-Source<br>On-Resistance              | V <sub>GS</sub> = 4.5 V, I <sub>D</sub> = 6 A<br>V <sub>GS</sub> = 2.5 V, I <sub>D</sub> = 5 A<br>V <sub>GS</sub> = 4.5 V, I <sub>D</sub> = 6 A, T <sub>J</sub> = 125°C          | Q1       |             | 14<br>19<br>19 | 18<br>28<br>29       | mΩ    |
|                                       |   | $V_{GS} = -4.5 \text{ V}, I_D = -4.4 \text{ A}$<br>$V_{GS} = -2.5 \text{ V}, I_D = -3.3 \text{ A}$   | Q2       |             | 28<br>43<br>39 | 35<br>57<br>56       | mΩ    |
| I <sub>D(on)</sub>                    | On-State Drain Current                            | $V_{GS} = -4.5 \text{ V}, I_D = -4.4 \text{ A}, T_J = 125^{\circ}\text{C}$<br>$V_{GS} = 4.5 \text{ V}, V_{DS} = 5 \text{ V}$<br>$V_{GS} = -4.5 \text{ V}, V_{DS} = -5 \text{ V}$ | Q1<br>Q2 | 30<br>–30   |                |                      | Α     |
| <b>g</b> FS                           | Forward Transconductance                          | $V_{GS} = -4.5 \text{ V}, V_{DS} = -5 \text{ V}$<br>$V_{DS} = 5 \text{ V}, I_D = 6 \text{ A}$<br>$V_{DS} = -5 \text{ V}, I_D = -4.4 \text{ A}$                                   | Q1<br>Q2 |             | 30<br>17       |                      | S     |
| Dynamic                               | Characteristics                                   |  |          |             |                |                      |       |
| C <sub>iss</sub>                      | Input Capacitance                                 | Q1:<br>V <sub>DS</sub> = 10 V, V <sub>GS</sub> = 0 V,  | Q1<br>Q2 |             | 1325<br>1330   |                      | pF    |
| Coss                                  | Output Capacitance                                | f = 1.0 MHz<br>Q2:   | Q1<br>Q2 |             | 358<br>552     |                      | pF    |
| C <sub>rss</sub>                      | Reverse Transfer<br>Capacitance                   | $V_{DS} = -10 \text{ V}, V_{GS} = 0 \text{ V},$<br>f = 1.0 MHz   | Q1<br>Q2 |             | 168<br>153     |                      | pF    |
| Switching                             | g Characteristics                                 |  |          |             |                |                      |       |
| t <sub>d(on)</sub>                    | Turn-On Delay Time                                | Q1:<br>V <sub>DD</sub> = 10 V, I <sub>D</sub> = 1 A,   | Q1<br>Q2 |             | 6<br>12        | 20<br>25             | ns    |
| t <sub>r</sub>                        | Turn-On Rise Time                                 | $V_{GS}$ = 4.5V, $R_{GEN}$ = 6 $\Omega$ Q2:  | Q1<br>Q2 |             | 11<br>19       | 40<br>40             | ns    |
| $t_{d(off)}$                          | Turn-Off Delay Time                               | $V_{DD} = -10 \text{ V}, I_{D} = -1 \text{ A},$<br>$V_{GS} = -4.5 \text{ V}, R_{GEN} = 6 \Omega$   | Q1<br>Q2 |             | 32<br>60       | 60<br>100            | ns    |
| t <sub>f</sub>                        | Turn-Off Fall Time                                |  | Q1<br>Q2 |             | 19<br>37       | 34<br>70             | ns    |
| $Q_g$                                 | Total Gate Charge                                 | Q1:<br>V <sub>DS</sub> = 10 V, I <sub>D</sub> = 6 A,   | Q1<br>Q2 |             | 14<br>14       | 20<br>20             | nC    |
| Q <sub>gs</sub>                       | Gate-Source Charge                                | V <sub>GS</sub> = 4.5 V<br>Q2:   | Q1<br>Q2 |             | 2.6<br>3.0     |                      | nC    |
| $Q_{gd}$                              | Gate-Drain Charge                                 | $V_{DS} = -5 \text{ V}, I_{D} = -4.4 \text{ A}, V_{GS} = -4.5 \text{ V}$   | Q1<br>Q2 |             | 3.7<br>3.9     |                      | nC    |

# **Electrical Characteristics** (continued)

T<sub>A</sub> = 25°C unless otherwise noted

| Symbol   | Parameter   | Test Conditions   | Туре | Min | Тур  | Max   | Units |
|--|---|---|------|-----|------|-------|-------|
| Drain-Source Diode Characteristics and Maximum Ratings |   |   |      |     |      |       |       |
| Is   | Maximum Continuous Drain-Source Diode Forward Current |   | Q1   |     |      | 0.83  | Α     |
|  |   | Tr  | Q2   |     |      | -0.83 |       |
| $V_{SD}$   | Drain-Source Diode Forward                            | $V_{GS} = 0 \text{ V}, I_S = 0.83 \text{ A} \text{ (Note 2)}$<br>$V_{GS} = 0 \text{ V}, I_S = -0.83 \text{ A} \text{ (Note 2)}$ | Q1   |     | 0.5  | 1.2   | V     |
|  | Voltage   | $V_{GS} = 0 \text{ V}, I_{S} = -0.83 \text{ A}$ (Note 2)  | Q2   |     | -0.7 | -1.2  |       |

### Notes:

- R<sub>8JA</sub> is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. R<sub>8JC</sub> is guaranteed by design while R<sub>8CA</sub> is determined by the user's board design.
  - a)  $\rm\,R_{\rm \theta JA}$  is 125°C/W (steady state) when mounted on a 1 inch² copper pad on FR-4.
  - b)  $R_{\theta JA}$  is 208°C/W (steady state) when mounted on a minimum copper pad on FR-4.
- 2. Pulse Test: Pulse Width < 300µs, Duty Cycle < 2.0%





Figure 1. On-Region Characteristics.

Figure 2. On-Resistance Variation with Drain Current and Gate Voltage.







Figure 3. On-Resistance Variation with Temperature.

Figure 4. On-Resistance Variation with Gate-to-Source Voltage.







Figure 5. Transfer Characteristics.


Figure 6. Body Diode Forward Voltage Variation with Source Current and Temperature.



2000

Figure 7. Gate Charge Characteristics.

Figure 8. Capacitance Characteristics.






Figure 9. Maximum Safe Operating Area.

Figure 10. Single Pulse Maximum Power Dissipation.




Figure 11. On-Region Characteristics.




Figure 13. On-Resistance Variation with Temperature.




Figure 15. Transfer Characteristics.




Figure 12. On-Resistance Variation with Drain Current and Gate Voltage.




Figure 14. On-Resistance Variation with Gate-to-Source Voltage.





Figure 16. Body Diode Forward Voltage Variation with Source Current and Temperature.








Figure 17. Gate Charge Characteristics.








Figure 19. Maximum Safe Operating Area.






Figure 21. Transient Thermal Response Curve.

Thermal characterization performed using the conditions described in Note 1b. Transient thermal response will change depending on the circuit board design.





#### **TRADEMARKS**

The following includes registered and unregistered trademarks and service marks, owned by Fairchild Semiconductor and/or its global subsidianries, and is not intended to be an exhaustive list of all such trademarks.

Build it Now™ CorePLUS™ CorePOWER™

 $CROSSVOLT^{\text{TM}}$ CTL™

Current Transfer Logic™

EcoSPARK® EfficentMax™ EZSWITCH™ \*

Fairchild®

Fairchild Semiconductor®

FACT Quiet Series™ **FACT** FAST® FastvCore™ FlashWriter® \*

**FPS™** F-PFS™ FRFET®

Global Power Resource<sup>SM</sup>

Green FPS™ Green FPS™ e-Series™ GTO™

IntelliMAX™ ISOPLANAR™ MegaBuck™ MICROCOUPLER™

MicroFFT™ MicroPak™ MillerDrive™ MotionMax™ Motion-SPM™

OPTOLOGIC® OPTOPLANAR® Power-SPM™ PowerTrench® Programmable Active Droop™ QFET® QS™

PDP SPM™

Quiet Series™ RapidConfigure™ Saving our world, 1mW at a time™

SmartMax™

SMART START™ SPM®

STEALTH™ SuperFET™ SuperSOT™-3 SuperSOT™-6 SuperSOT™-8 SuperMOS™ SyncFET™

SYSTEM ®

The Power Franchise®

p wer franchise TinyBoost™ TinyBuck™ TinyLogic<sup>®</sup> TINYOPTO™ TinyPower™ TinyPWM™ TinyWire™

UHC® Ultra FRFET™ UniFFT™ VCX™

VisualMax™

\* EZSWITCH™ and FlashWriter® are trademarks of System General Corporation, used under license by Fairchild Semiconductor.

### DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
- A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

### ANTI-COUNTERFEITING POLICY

Fairchild Semiconductor Corporation's Anti-Counterfeiting Policy. Farichild's Anti-Counterfeiting Policy is also stated on our external website, www.fairchildsemi.com, under Sales Support.

Counterfeiting of semiconductor parts is a growing problem in the industry. All manufactures of semiconductor products are experiencing counterfeiting of their parts. Customers who inadvertently purchase counterfeit parts experience many problems such as loss of brand reputation, substandard performance, failed application, and increased cost of production and manufacturing delays. Fairchild is taking strong measures to protect ourselves and our customers from the proliferation of counterfeit parts. Farichild strongly encourages customers to purchase Farichild parts either directly from Fairchild or from Authorized Fairchild Distributors who are listed by country on our web page cited above. Products customers buy either from fairchild directly or from Authorized Fairchild Distributors are genuine parts, have full traceability, meet Fairchild's quality standards for handing and storage and provide access to Fairchild's full range of up-to-date technical and product information. Fairchild and our Authorized Distributors will stand behind all warranties and will appropriately address and warranty issues that may arise. Fairchild will not provide any warranty coverage or other assistance for parts bought from Unauthorized Sources. Farichild is committed to committed to combat this global problem and encourage our customers to do their part in stopping this practice by buying direct or from authorized distributors

### PRODUCT STATUS DEFINITIONS

| Deminuon or Terms                       |                       |   |  |  |
|---|-----------------------|---|--|--|
| Datasheet Identification Product Status |                       | Definition  |  |  |
| Advance Information                     | Formative / In Design | Datasheet contains the design specifications for product development. Specifications may change in any manner without notice.   |  |  |
| Preliminary                             | First Production      | Datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design. |  |  |
| No Identification Needed                | Full Production       | Datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve the design.   |  |  |
| Obsolete                                | Not In Production     | Datasheet contains specifications on a product that is discontinued by Fairchild Semiconductor. The datasheet is for reference information only.  |  |  |





# element<sub>14</sub>

**EN** - For pricing and availability in your local country please visit one of the below links:

**DE** - Informationen zu Preisen und Verfügbarkeit in Ihrem Land erhalten Sie über die unten aufgeführten Links:

FR - Pour connaître les tarifs et la disponibilité dans votre pays, cliquez sur l'un des liens suivants:

FDW2520C

### ΕN

This Datasheet is presented by the manufacturer

### DE

Dieses Datenblatt wird vom Hersteller bereitgestellt

### FR

Cette fiche technique est présentée par le fabricant